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CHAPTER I 
INTRODUCTION 
This t h e s i s i s concerned w i t h the design and 
co n s t r u c t i o n o f a small demonstration d i g i t a l computer. 
This computer has been b u i l t t o a s s i s t i n the teaching 
of computer e l e c t r o n i c s . I t i s not intended to be 
employed f o r teaching programming, f o r which f u l l size 
computers are more s u i t a b l e . The Department o f Applied 
Physics has been i n t e r e s t e d i n a p r o j e c t of t h i s nature 
f o r some years. The d i g i t a l computer i s seen as an • 
admirable machine on which t o demonstrate some of the 
a p p l i c a t i o n s of modern e l e c t r o n i c devices w i t h which 
the department i s so a c t i v e l y concerned. 
I t was obvious t h a t t o attempt t o construct a 
machine o f adequate s p e c i f i c a t i o n using second 
generation components, ( i . e . t r a n s i s t o r s e t c . ) , was 
t o t a l l y i m p r a c t i c a l . The physical' e f f o r t involved i n 
the assembly of a very large number of d i s c r e t e c i r c u i t 
elements was considered t o be too great f o r the f a c i l i t i e 
a v a i l a b l e and t o give no guarantee of success. The 
d i f f i c u l t i e s of t h i s form of c o n s t r u c t i o n were confirmed 
by examining the commercially a v a i l a b l e equipment f o r 
teaching computer e l e c t r o n i c s . Machines c o s t i n g up t o 
£2,000 (which i s considered t o be a normal upper l i m i t 
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f o r most educational establishments) work only i n the 
s e r i a l mode and are mostly l i m i t e d t o demonstrating 
basic a r i t h m e t i c processes. The present p r o j e c t had i n 
mind a more s o p h i s t i c a t e d computer, while s t i l l aiming 
at a possible commercial p r i c e l i m i t of around £2,000. 
The advent o f the cheaper ranges of i n t e g r a t e d 
c i r c u i t s s t i m u l a t e d f u r t h e r examination of the 
p o s s i b i l i t y of c o n s t r u c t i n g a small demonstration d i g i t a l 
computer. The p r o j e c t was now much more a t t r a c t i v e , 
since component requirements would be reduced by a f a c t o r 
of t en. The chances of success would be g r e a t l y increased 
owing t o improved c i r c u i t r e l i a b i l i t y and the reduction 
i n the number of a c t u a l c i r c u i t elements. Coupled w i t h 
t h i s was the c o n f i r m a t i o n that the cost of these devices 
was f a l l i n g and t h a t t h i s trend was l i k e l y t o continue 
f o r some time t o come. The prospect of being among the 
f i r s t t o apply i n t e g r a t e d l o g i c elements, t o q u i t e complex 
switching networks, was most e x c i t i n g . The obvious 
enthusiasm was of course tempered by the knowledge t h a t 
a fundamental e r r o r i n design or c o n s t r u c t i o n would 
render the equipment v i r t u a l l y redundant. 
I t was against t h i s background t h a t the p r o j e c t 
s t a r t e d i n September, 1966. The i n i t i a l discussions, 
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i n v o l v i n g Dr. M.J. Morant, Dr. B.J. S t a n i e r , Mr. A. Smith 
and the author, were d i r e c t e d at e s t a b l i s h i n g the general 
requirements of a demonstration d i g i t a l computer. These 
are l i s t e d i n section 2.4. Subsequent discussion led t o 
the f o r m u l a t i o n of the d e t a i l e d s p e c i f i c a t i o n of section 
5.1. This s p e c i f i c a t i o n was drawn up i n December, 1966 
and approved during the f o l l o w i n g month. The p r o j e c t 
was d i v i d e d i n t o two p a r t s at t h i s stage. The c o n t r o l 
and a r i t h m e t i c sections were a l l o c a t e d t o the author and 
the memory se c t i o n became the r e s p o n s i b i l i t y of Mr. A.Smith. 
This p a r t of the work i s the subject of a separate t h e s i s 
( 1 ) . 
This t h e s i s records the events, since September, 
1966, which have l e d t o the production of the c o n t r o l and 
a r i t h m e t i c sections of the demonstration computer. The 
design, c o n s t r u c t i o n and commissioning associated w i t h 
these sections are, w i t h a small amount of t e c h n i c a l 
assistance, e n t i r e l y the work of the author. The p r o j e c t 
has been c a r r i e d out under the supervision of Dr.M.J. 
Morant and Dr. B.J. S t a n i e r . The author has, of course, 
enjoyed the general advice and encouragement of h i s 
supervisors. 
The p r o j e c t was completed by stages, each of which 
may be i d e n t i f i e d w i t h the appropriate sections of the 
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t h e s i s . The d e t a i l e d planning of these stages was 
considered v i t a l t o the success of the p r o j e c t . I t was 
f e l t t h a t the work could not be allowed t o proceed 
without c l e a r l y defined terms o f reference, i n v o l v i n g 
component costs and time estimates of design and 
c o n s t r u c t i o n e f f o r t , k r e a l i s t i c approach t o component 
costs, d e l i v e r y dates, design e f f o r t , c o n s t r u c t i o n time, 
e t c . enabled the completion dates f o r the various stages 
t o be approximated. With few exceptions these estimates 
have proved t o be f a i r l y accurate. 
The background work, which involved a study of 
a v a i l a b l e d i g i t a l teaching equipment, c u r r e n t techniques 
and design procedures, i s discussed i n Chapters 2, 3 and 
4. !k d e t a i l e d a n a l y s i s of the accepted design i s given 
i n Chapter 5. The d e s c r i p t i o n o f the d e t a i l e d c i r c u i t 
design, Chapter 6, shows how the i n d i v i d u a l requirements 
of each r e g i s t e r , t i m i n g f u n c t i o n , c o n t r o l gate, e t c . 
have been met using the techniques p r e v i o u s l y e s t a b l i s h e d . 
I n Chapter 7 d e t a i l s are given of the methods and 
processes used i n the a c t u a l c o n s t r u c t i o n . The' t e s t 
procedures and problems associated w i t h persuading the 
machine t o f u n c t i o n are recorded i n Chapter 8. Chapter 9 
l i s t s some t y p i c a l l a b o r a t o r y excercises, t o show how the 
machine i s t o be employed i n the teaching s i t u a t i o n . I n 
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the f i n a l Chapter co n s i d e r a t i o n i s given to m o d i f i c a t i o n s 
which, i t i s believed, would improve the performance.of 
the equipment. 
CHAPTER I I . 
THE TEACHING COMPUTER - PRESENT AND FUTURE 
2.1 P r a c t i c a l T r a i n i n g i n Computer E l e c t r o n i c s 
I t i s necessary t o examine the type of s i t u a t i o n i n 
which a demonstration d i g i t a l computer would be of 
assistance. P r a c t i c a l t r a i n i n g i n the a p p l i c a t i o n of 
l o g i c elements t o complex switching networks i s p r i m a r i l y 
the concern of applied science departments i n u n i v e r s i t i e s 
and colleges of technology. The d i g i t a l computer, 
employing a l l l o g i c c i r c u i t techniques, i s the i d e a l 
v e h i c l e on which t o gain p r a c t i c a l experience. The 
f u n c t i o n of such equipment i s t o demonstrate, c l e a r l y and 
i n considerable d e t a i l , the various techniques l i k e l y t o 
be encountered by prospective engineers and technicians 
whose l a t e r work w i l l be associated w i t h complex l o g i c 
c i r c u i t r y . I t i s considered t h a t p r a c t i c a l work, using 
equipment of the proposed design, could form a valuable 
p a r t of courses i n the f o l l o w i n g s u b j e c t s . 
( i ) E l e c t r o n i c s and El e c t r o n i c Engineering. 
I t i s now c e r t a i n t h a t students should have 
p r a c t i c a l experience i n the a p p l i c a t i o n o f modern 
e l e c t r o n i c devices t o a wide range of d i g i t a l 
techniques and i n the analysis of complex switching 
networks. 
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( i i ) Computing Science. 
A d e t a i l e d study of the c e n t r a l processor t 
appears t o form an e s s e n t i a l p a r t of such courses. 
( i i i ) Measurement and C o n t r o l . 
I t i s apparent t h a t d i g i t a l methods are 
becoming w e l l established i n these courses. 
( i v ) E l e c t r o n i c Technician. 
The c o n s t r u c t i o n and maintenance of i n d u s t r i a l 
d i g i t a l equipment forms an important p a r t of the 
course. 
2.2 Review of Present Commercial Equipment. 
One of the f i r s t exercises undertaken i n t h i s 
p r o j e c t was t o examine c u r r e n t l y a v a i l a b l e equipment 
which has been designed s o l e l y f o r teaching purposes. 
The l i t e r a t u r e d e scribing the m a j o r i t y of U.K. equipment 
was obtained from the manufacturers and, where p o s s i b l e , 
arrangements were made f o r a c t u a l demonstration. I t was 
necessary t o compare the r e l a t i v e m erits and l i m i t a t i o n s 
i n terms of e f f e c t i v e n e s s , f l e x i b i l i t y and cost. The 
r e s u l t s of t h i s review a s s i s t e d i n the determination o f 
an acceptable s p e c i f i c a t i o n f o r the proposed demonstration 
computer. 
I t was found t h a t most of the equipments examined 
were described as being ' D i g i t a l Computers' whereas, i n 
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f a c t , none adequately complied w i t h the B.S. 3527 
d e f i n i t i o n of a d i g i t a l computer. The equipment reviewed 
here may be conveniently d i v i d e d i n t o two groups. 
( i ) Simple Logic Tutors. 
( i i ) More elaborate equipment t o demonstrate 
a r i t h m e t i c processes. 
I n a d d i t i o n , there are a number o f f u l l scale computer 
systems which are described as being s u i t a b l e f o r 
teaching purposes, but owing t o t h e i r r e l a t i v e l y high 
cost, these are not considered i n the present context. 
2 . 2 . 1 Simple Logic Tutors. 
( i ) Lan E l e c t r o n i c s I n t e g r a t e d Computer T r a i n i n g System. 
Lan E l e c t r o n i c s , probably the most a c t i v e i n the 
development of e l e c t r o n i c t r a i n i n g a i d s , marketed one 
of the f i r s t l o g i c t r a i n e r s (LAN-DEC 1 5 ) , and has since 
developed a comprehensive range of teaching aids f o r 
the e l e c t r o n i c s and computing subj e c t s . This' f i r s t l o g i c 
t u t o r i s based on the use of NOR elements. A telephone 
d i a l , i n conjunction w i t h manual push-buttons, i s 
provided t o set up the input conditions t o some of the 
f i f t e e n a v a i l a b l e NOR gates. Monitoring of the s t a t e of 
l o g i c elements i s achieved by using s i x panel-mounted 
fi l a m e n t lamps. 
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Although t h i s equipment i s described, by the 
manufacturer, as being s u i t a b l e f o r the teaching and 
demonstration of computing techniques, i t i s evident from 
the s p e c i f i c a t i o n s of t h i s company's more recent 
equipments t h a t i t s l i m i t a t i o n s have been r e a l i s e d . 
These are as f o l l o w s : - a) the i n a b i l i t y t o demonstrate 
the fundamental AND-OR r e l a t i o n s h i p s ; b) the degree of 
complexity involved i n assembling astable and b i s t a b l e 
c i r c u i t s , coupled w i t h the r i s k of t h e i r malfunction; 
c) the comparatively small number of l o g i c elements 
a v a i l a b l e , compared w i t h those required t o construct any 
of the basic combinational l o g i c c i r c u i t s , e.g. counter, 
s h i f t r e g i s t e r . I t i s worth n o t i n g t h a t t h i s equipment 
was conceived at a time when most of the i n d u s t r i a l 
c o n t r o l equipment was designed around the use of NOR 
elements, and i n t h i s respect i t may have been u s e f u l as 
a design a i d i n i n d u s t r i a l s i t u a t i o n s . 
The cost of t h i s equipment i s approximately £100 
and includes the power u n i t , r e l a y u n i t , patch cords and 
handbooks. 
The succeeding equipment, LAN-DEC 100, T r a i n i n g 
Computer, i s much more v e r s a t i l e . The f r o n t patching 
panel connects t o eight multiway sockets, each of which 
accepts a p r i n t e d c i r c u i t card. These cards can 
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incorporate any type of l o g i c element; t y p i c a l l y a card 
may include 20 gates or perhaps f i v e b i s t a b l e elements. 
Input conditions are set up by a telephone d i a l and 
toggle switches. Output co n d i t i o n s may be checked using 
the eight panel-mounted filament lamps. 
The e f f e c t i v e n e s s of t h i s equipment i s d i r e c t l y 
r e l a t e d t o the a b i l i t y o f the demonstrator t o t r o u b l e -
shoot i n c o r r e c t student w i r i n g . With so many f r o n t panel 
terminals a v a i l a b l e , i t i s necessary f o r each student t o 
be thoroughly f a m i l i a r w i t h the dangers of connecting 
r a i l voltages to the output of gates and w i t h the loading 
c a p a c i t i e s of the elements. Another p o i n t worth n o t i n g 
i s t h a t i f the student i s able t o employ such a large 
number of elements, as i s implied by the number made 
a v a i l a b l e , he must s u r e l y have encountered counting, 
coding, t i m i n g c i r c u i t s e t c . I t would doubtless be of 
advantage t o provide two or three clock generators, and 
to make these permanently a v a i l a b l e on the f r o n t panel. 
The cost of the equipment i s i n excess of £320. Although 
i t s f l e x i b i l i t y i s recognised, the large number of 
interconnections required t o assemble the c i r c u i t s , the 
lack of continuous t i m i n g pulses and the r e l a t i v e l y high 
cost, make t h i s equipment less than i d e a l . 
The most ambitious l o g i c t u t o r advertised by t h i s 
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company i s the ROBTOM d i g i t a l computer, which incorporates 
four separate panels t o accommodate the l o g i c elements. 
Thirtytwo f i l a m e n t lamps and t h e i r associated i n v e r t e r 
a m p l i f i e r s are provided on one panel, a second panel 
c a r r i e s a 32 h i t store and f a s t counter, while a t h i r d 
panel provides a number of two and four input NOR gates. 
Input c o n d i t i o n s are set up on the 31 toggle switches 
which are assembled on the f o u r t h panel. The equipment 
has the same basic l i m i t a t i o n s as the LAN DEC 100. I t 
i s t h e r e f o r e l i k e l y t h a t equipment of t h i s s o r t would be 
most u s e f u l i n a d i g i t a l c o n t r o l design l a b o r a t o r y where 
the large numbers of gates and storage f a c i l i t i e s would 
be of advantage i n breadboarding c o n t r o l schemes. I t i s 
considered t h a t the equipment i s too general and without 
any s p e c i f i c aim. I t s cost i s £650. 
( i i ) L.K. 250 Series of L o g i k i t s Feedback L t d . 
Each of the l o g i k i t s obtainable from Feedback L t d . 
comprises a base board and a number of lamps and sockets 
to accept p l u g - i n l o g i c elements. One f e a t u r e of the 
range i s t h a t both AND and OR f u n c t i o n s are a v a i l a b l e i n 
a d d i t i o n t o b i s t a b l e s , monostables, clock generators, 
pulse shapers and delay u n i t s . The degree of f l e x i b i l i t y 
obtained w i t h t h i s equipment i s h i g h . Since only those 
elements required f o r a p a r t i c u l a r exercise are included 
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on the base board, students may cover a considerable 
range of d i g i t a l techniques,in very simple steps, without 
redundant terminations or symbols appearing. The handbook, 
for model L.K. 253, l i s t s some twenty e x e r c i s e s which may 
be demonstrated. The author has no a c t u a l experience i n 
the use of t h i s equipment and cannot therefore comment on 
r e l i a b i l i t y and student-proofing. The concept of u s i n g 
only the required l o g i c elements would appear to s i m p l i f y 
the 'patching up' procedure, and the symbols appearing on 
each element provide an acceptable mimic diagram of the 
system under c o n s i d e r a t i o n . 
The model L.K. 253» which has nine i n d i c a t o r lamps 
on the 32 socket base board together with 20 l o g i c elements . 
i s l i s t e d at £ 3 2 5 , whereas the model L.K. 255 with s l i g h t l y 
i n f e r i o r s p e c i f i c a t i o n s (20 sockets, 6 Lamps, 15 elements) 
c o s t s £ 1 3 3 . 
( i i i ) Logic Tutor - Systems Computers L t d . 
One feature of the Systems Computers Logic Tutor 
which d i s t i n g u i s h e s i t from other l o g i c t u t o r s i s i n the 
method of interconnecting the l o g i c elements. A 
detachable 336 way patch board may be pre-wired and 
checked before i n s e r t i o n i n the tutor panel. There are 
30 NAND gates a v a i l a b l e , four b i s t a b l e s and two b u f f e r 
a m p l i f i e r s . S i x toggle switches may be used to s e t up the 
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input conditions and eight filament lamps are included 
to monitor the output conditions of the l o g i c elements. 
The elaborate 336-way patch panel obviously accounts f o r 
much of the cost of £345. 
( i v ) D i g i t a l Logic Instrumentation K i t . F a r n e l l 
Instruments L t d . 
P r i c e d at £125, the F a r n e l l Logic K i t comprises a 
base board and 26 p l u g - i n u n i t s . Included are 6 NOR 
gates, 5 AND gates and 5 Binary u n i t s . I t i s aimed a t 
introducing the student to the p r i n c i p l e s of d i g i t a l 
c o n t r o l systems. The c h i e f advantage i s i t s s i m p l i c i t y 
of assembly, because only those elements required for a 
p a r t i c u l a r experiment need be assembled. There are no 
redundant switches, lamps and f r e e terminations to 
i n t e r f e r e with the a p p r e c i a t i o n of the c i r c u i t under 
c o n s i d e r a t i o n . A d d i t i o n a l u n i t s may be obtained to permit 
the study of l a r g e r combinational l o g i c systems. I t i s 
p o s s i b l e to demonstrate the b a s i c laws of Boolean algebra 
as both AND and OR elements may be incorporated. Multiple 
gating with these b a s i c elements i s not p o s s i b l e , u n l e s s 
the coupling between each p a i r of u n i t s i s done with a 
b u f f e r a m p l i f i e r . I t i s considered t h a t , apart from t h i s 
l i m i t a t i o n , the equipment i s quite e f f e c t i v e , easy to 
demonstrate and f l e x i b l e , and that the c h i e f aim of 
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demonstrating simple d i g i t a l techniques has been achieved. 
(v) Other Logic Breadboard Systems. 
There are a number of other plug-in logic systems 
commercially available. These are prima r i l y intended f o r 
use i n development laboratories, and as they have not 
been designed solely for educational purposes they are 
not considered relevant to t h i s discussion. 
2.2.2. D i g i t a l Equipment to Demonstrate Arithmetic 
Processes. 
( i ) Educational Computer. Type B.T.I - E l l i o t t Bros. Ltd. 
The E l l i o t t Bros, computer, type B.T.I, designed i n . 
conjunction with the Battersea College of Advanced 
Technology, performs routing, control and arithmetic 
operations on binary numbers. Input of data i s achieved 
by push-button and information monitoring i s done using 
filament lamps. A multiway rotary switch i s used to 
select any of the seven machine instructions. Timing 
pulses are available at the rate of 5kHz, 1Hz or by manual 
push-button. The machine operates i n the s e r i a l mode, on 
pure binary numbers, with a 16 b i t word. The main 
combinational logic c i r c u i t s incorporated are three 16 
b i t s h i f t registers, a single b i t f u l l adder and a 4 b i t 
binary counter, which i s used to generate the s h i f t pulses. 
The instructions are executed i n the s e r i a l mode requiring 
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16 of the available 20 pulses allocated to each word time 
Subtraction i s performed by the complement method, 
m u l t i p l i c a t i o n by addition and r i g h t s h i f t i n g , but there 
i s no in s t r u c t i o n for d i v i s i o n . 
In February, 1968 i t was announced that t h i s 
equipment was to be part of a complete computer to be 
manufactured by Feedback Ltd. The specification of t h i s 
new equipment, ABACUS Educational Computer Ec360/370, 
indicates that i t i s now i n two sections, an Arithmetic 
u n i t , very similar to the type B.T.I, and a Control and 
Store u n i t which incorporates a 256 word f e r r i t e core 
store. The normal operating speed i s quoted at 2 ,500 
p.p.s., although an unspecified slow speed i s included. 
The control u n i t , when operating at slow speed, can show 
the arithmetic and control processes associated with 
s e r i a l operation. I t appears from photographs, that the 
c i r c u i t r y i s b u i l t up using discrete.components which 
obviously accounts for much of the cost of £2 ,950. 
( i i ) Teaching Computer. Telefunken Ltd. 
Although the Telefunken equipment i s manufactured 
outside the U.K., i t i s considered here because i t 
demonstrates c l e a r l y the l i n k between arithmetic and 
memory functions. The equipment incorporates a control 
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u n i t , an arithmetic u n i t and a store. The control u n i t 
consists, of 11 push-button switches to select the required 
machine i n s t r u c t i o n and a telephone d i a l to generate the 
timing pulses.. There are six storage c e l l s , each storing 
one 8-bit word. Examination of the interrogated storage 
location i s achieved using a relay driven lamp matrix. 
The arithmetic operations, add and subtract, are 
performed using 2 e i g h t - b i t s h i f t registers and a single 
b i t f u l l adder, together with suitable gating c i r c u i t r y . 
The display panel carries a mimic diagram with lamps to 
i l l u s t r a t e the operation of a l l registers and control 
gates. 
Although t h i s equipment appears to be good, from the 
demonstration point of view, there i s no f a c i l i t y for 
slow automatic operation. I f t h i s were available, the 
student could then become fa m i l i a r with the machine cycle 
before assuming the role of the control u n i t . There i s 
no attempt to demonstrate those instructions dealing with 
•jumps' i n the programme. The demonstration of binary 
m u l t i p l i c a t i o n and d i v i s i o n i s d i f f i c u l t , owing to the 
large number of timing pulses required f o r s e r i a l operation. 
This equipment i s priced at approximately £800. I t 
i s somewhat expensive, considering i t s component parts; 
but the layout, which gives a very clear appreciation of 
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the demonstration, to some extent off-sets t h i s cost. 
( i i i ) Teaching Computer. Mullard Educational Services Ltd. 
The Mullard Educational Computer i s a suggested 
design which can be b u i l t i n f i v e stages. The f i r s t stage 
provides for the addition and subtraction of 2 ei g h t - b i t 
binary numbers i n the s e r i a l mode, either under manual 
control or at a clock rate of 20 kHz. A slow automatic 
speed of 1 Hz i s also provided. The succeeding stage 
carries out m u l t i p l i c a t i o n and d i v i s i o n by the inclusion 
of extra switches and logic c i r c u i t r y . The stage three 
computer incorporates two additional e i g h t - b i t storage 
registers to replace the manual switches of the stage 
two equipment. The modifications required to progress to 
stages four and f i v e are s t i l l under development. 
Preliminary information suggests that a 16-bit word w i l l 
be used, together with data and programme-storage 
f a c i l i t i e s using one or more 160 b i t delay l i n e s . The 
equipment which i s currently available does not include 
display or control panels, which must be designed and 
constructed by the purchaser. A l l logic c i r c u i t s are 
b u i l t on plug-in printed c i r c u i t cards using M.E.L. 'series 
two elements. 
I t i s considered that t h i s equipment has evolved as 
a side-issue from development exercises i n the application 
-18-
of t h i s company's range of'series two' logic elements. 
Due consideration has not been given to those primary 
requirements, a clear display, a comprehensive mimic 
diagram and manual operating f a c i l i t i e s . The cost of the 
stage one u n i t i s approximately £200. 
( i v ) Cedus 201. Computer Engineering Ltd. 
The Cedus computer t r a i n i n g system i s based on u n i t 
construction and b u i l t to the user's sp e c i f i c a t i o n . Each 
un i t i s capable of manual operation without reference to 
any other u n i t . The machine operates i n the s e r i a l mode 
using a 16-bit word. Arithmetic operations are performed 
using three 16-bit s h i f t registers i n conjunction with 
the s i n g l e - b i t adder u n i t . The pulse generator u n i t 
incorporates a f i v e stage counter and decoding gates to 
produce the 16 discrete timing pulses associated with 
each word. The counter operates at any frequency up to 
100kHz and a sinewave of t h i s frequency i s generated 
i n t e r n a l l y . Clock pulses are generated either i n t e r n a l l y 
from the o s c i l l a t o r at t h i s frequency, or by manual push-
button. I t i s also possible to couple a separate pulse 
generator to the equipment. A plugboard u n i t i s 
provided to 'patch up' any of the 16 machine instructions, 
i n any order, to form a programme. The memory u n i t 
comprises a 1,024 word drum store with associated timing 
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pulse amplifiers. Interface units permit the use of tape 
readers and l i n e p r i n t e r s . The average price of the 15 
u n i t s , not including the £ 1 , 5 0 0 drum store, i s £ 2 4 0 . 
I t i s possible to assemble these units to demonstrate 
most of the salient features of a d i g i t a l computer system 
The manual operating f a c i l i t i e s allow each step i n the 
programme to be examined before proceding to the next 
i n s t r u c t i o n . Filament lamps are used to indicate the flow 
of data through the machine. I t i s expected that equipment 
of t h i s nature would provide the basis of a good 
demonstration computer, although i t i s extremely expensive 
and i t operates s e r i a l l y , which i s not i n accordance with 
current practice on. f u l l scale computers. 
2 . 2 . 3 Conclusions on Commercially Produced Teaching 
Computers. 
I t i s evident from t h i s review of equipment that 
there are two stages involved i n the teaching of computer 
electronics. Units similar to those described i n Section 
2 . 2 . 1 are both necessary and appropriate to give the 
i n i t i a l t r a i n i n g i n logic applications. The range of t h i s 
equipment and the r e l a t i v e l y small costs involved make i t 
unnecessary f o r university and college departments to 
undertake special development to b u i l d t h e i r own equipment 
of t h i s type. In the case of the more sophisticated 
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computer trainers i t i s seen that a considerable outlay, 
approximately £3,000, i s required to obtain even a modest 
system which i s suitable for demonstration work. The 
most modern of these equipments, ABACUS EC360/370, s t i l l 
employs second generation components and operates i n the 
s e r i a l mode. 
With reference to the equipment reviewed, i t i s 
apparent that the trend has been to adopt a 16 b i t word 
and to provide a minimum of 120 words of storage. Manual, 
control i s provided i n most cases and f a c i l i t i e s are 
normally made available f o r i n t e r f a c i n g peripheral equipment. 
2.3 Review of Literature on Computer Electronics 
Teaching Equipment 
I t i s the in t e n t i o n , i n t h i s section, to establish 
the stages that appear to be currently adopted i n the 
p r a c t i c a l teaching of computing techniques. There have 
been a number of papers, notably i n the Journal of 
E l e c t r i c a l Engineering Education, describing d i g i t a l 
computing teaching aids which have been constructed i n 
Schools, Colleges of Technology and Universities. 
In the case of school projects ( e.g. 2,3 ) i t i s 
apparent that the l i m i t a t i o n s of available time, finance 
and experience have resulted i n equipment which i s 
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generally unsuitable for wider use. The tendency has been 
to produce equipment which w i l l perform arithmetic 
operations, without p r i o r reference to any teaching aids 
related to the basic logic functions. I t was decided that 
reports of school projects were of l i t t l e assistance i n the 
determination of an acceptable specification f o r a 
demonstration computer for higher education. 
There appear to be only a few references to more 
advanced machines. One p r a c t i c a l aid has been described 
by Green ( 4 ) . This incorporates the basic logic functions 
AID, OR and NOT. The display panel permits access to the 
terminals of six bistable elements and to the basic gating 
functions. Filament lamps are used to monitor the state 
of some of the logic elements, and toggle switches are 
are used to set up the input conditions. Pre-wired plug-in 
boards are included, as a special feature, to eliminate 
the need for extensive re-wiring of the front panel 
between demonstrations. I t i s reported that equipment of 
t h i s sort i s a useful aid i n the teaching of undergraduate 
courses, and i s seen to prepare students f o r the design 
of the complex c i r c u i t s associated with arithmetic and 
control operations. 
A paper by Hurst (5) describes a logic tutor which 
u t i l i z e s ten i d e n t i c a l logic display panels and one master 
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panel, within the framework of a single u n i t . Each o£ the 
logic display panels provides access to: one of each of 
the four gating elements AND, OR, NOR and HAND, a bistable 
element, a buffer amplifier and a filament lamp. The master 
panel incorporates a telephone d i a l , a voltmeter and three 
clock generators. In order to reduce front panel wiring, 
six of the more complex c i r c u i t s , e.g. s h i f t i n g and B.C.D. 
counting, are pre-wired and selected by means:of a rotary 
switch. 
The Low Cost D i g i t a l Computer fo r Teaching described 
by Abrahams (6) has already been dealt with i n Section 2.2.1 
and i s therefore not given further consideration here. 
The main conclusions to be drawn from these a r t i c l e s 
are: 
( i ) The i n i t i a l use of the basic AND and OR functions, 
( i i ) That teaching aids of t h i s sort are "stage one" i n 
preparing students to deal with the more complex 
operations of a f u l l computer, 
( i i i ) That front panel wiring should be minimised as i t 
i s time-consuming and detracts from the main objective 
Most of the textbooks dealing with computer fundamentals 
provide a good indication of the various stages involved i n 
the understanding of computing techniques. I t i s not the 
intention to discuss these books here, although i t should be 
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noted that they a l l show the same sort of pattern i n 
developing the subject. This appears to be as follows: 
( i ) Arithmetic / algebra of the binary system, 
( i i ) Application of electronic devices to switching 
c i r c u i t s . 
( i i i ) A detailed treatment of each of the major u n i t s , 
arithmetic, control and memory, 
( i v ) A description of the design features of either a 
hypothetical machine (e.g. 7,8) or an actual general 
purpose computer, 
(v) The applications of d i g i t a l computers, including 
notes on programming. 
I t i s therefore considered that the logic t u t o r s , 
referred to i n Section 2.2.1, support the teaching and 
appreciation of topics i and ii. The more complex equipment, 
similar to that described i n Section 2.2.2, i s required 
when dealing with topics i i i and i v . 
2.4 General Requirements of a Machine for Teaching 
Computer Electronics 
The review of the commercial equipment and of the 
l i t e r a t u r e seems to show considerable deficiencies i n 
previous thought on the production of equipment f o r teaching 
computer electronics. I t has, however, enabled the general 
requirements to be specified i n a rather more precise form 
and, at t h i s stage, i t i s desirable to l i s t these since they 
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are the basis of the design described i n the remainder of 
th i s thesis. 
( i ) The requirement appears to be for a computer ( 9 ) 
as d i s t i n c t from a complex logic t r a i n e r . This implies 
automatic operation of machine instructions and the 
a b i l i t y to modify the sequence of inst r u c t i o n s , 
^ i i ) I t should be able to demonstrate the operations 
of the machine i n much more d e t a i l than i s possible 
with a f u l l - s i z e computer. To t h i s end a large display 
panel i s essential with lamps to indicate the flow of 
information and the state of a l l major control gates. 
I t should be possible to gain access to the entire 
logic c i r c u i t r y f or more detailed examination. Push-
button switches should enable the machine to be operated 
manually. 
( i i i ) To enable the operation of the machine to be 
followed i t should be capable of very slow, Ih£>/\?jS^ct 
and manual operation as well as automatic operation 
at moderate speed. 
( i v ) I t should incorporate up-to-date, preferred 
techniques and components i n order to be of use for 
as many years as possible. This implies p a r a l l e l 
operation using integrated c i r c u i t s and printed w i r i n g . 
The machine should be capable of extension i n the 
future. 
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(v) I t should be cheap enough for purchase by 
university and college departments. This probably 
means an upper price l i m i t of between £1,500 and £2,000. 
( v i ) The educational aspect should be held i n mind 
throughout the project and the various student 
i n s t r u c t i o n manuals produced at the end. 
These basic requirements w i l l be b u i l t i n t o a technical 
s p e c i f i c a t i o n . i n Section 5.1 by which time the fundamental 
decisions on the machine w i l l have been taken. 
CHAPTER I I I 
BASIC COMPUTING TECHNIQUES 
The basic requirements of the proposed teaching 
computer were l i s t e d i n Section 2.4. Before working out a 
more detailed s p e c i f i c a t i o n , i t i s necessary to discuss 
some of the basic techniques used i n d i g i t a l computation. 
This i s done i n the present chapter to prepare the way for 
the more detailed discussions of chapters 4, 5 and 6. 
3.1 Logic Functions 
I t i s necessary to define the basic logic states, 
connectives and graphical symbols used i n t h i s thesis. Many 
of these are standard notation as may be found i n any books 
on computing electronics, such as ' D i g i t a l Computer Design' 
by Edward L. Braun (10) or 'Fundamentals of D i g i t a l Machine 
Computing' by Guenther Hintze ( l l ) . 
The following rules are used to define the logic states 
and notation which exist i n d i g i t a l switching systems. 
( i ) Two discrete states are considered; any two 
obviously d i f f e r e n t from each other may be employed, e.g. 
0 - 1 , on - o f f , black - white. I n t h i s equipment the 
logic 1 state i s represented by +5 v o l t s and the logic 0 
state by 0 v o l t s . 
( i i ) Every logic quantity must exist i n one of these 
two states. 
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( i i i ) Every logic quantity may exist i n only one of 
these states at any one time. 
( i v ) A quantity representing the logic 1 state i s 
equal to any other quantity which represents the logic 1 
state. 
(v) Every logic quantity has an opposite. I f a 
quantity i s equal to logic 1, then i t s opposite i s equal 
to logic 0. 
( v i ) A logic quantity may be constant or variable. 
I f constant i t remains i n one of the two logic states: 
i f variable i t i s continuouol-y switched between the two 
, logic states. 
( v i i ) Alpha characters are normally used to i d e n t i f y 
the various logic functions which exist w i t h i n a d i g i t a l 
switching system. Thus the l e t t e r A may represent a 
logic function, and the l e t t e r B used to denote a second 
logic function. A may therefore be equal to logic 1 or 
logic 0, but not both at the same time.. The notation 
fo r the opposite of A, called NOT A, i s A. Thus i f A = l, 
then A •= 0, and i f A = l, then A = 0. 
There are three fundamental logic connectives, and, although 
they are not used i n the equipment, i t i s necessary to define 
these functions, as the equations specifying the operation of the 
machine were o r i g i n a l l y deduced using these basic connectives. 
The AMD Function 
The AND function,or 'gate 1, i s represented by a 
dot, *, or brackets a s s o c i a t e d wit£ two or more v a r i a b l e s . 
The g r a p h i c a l symbol used to denote t h i s function i s shown 
i n F i g . 1. I f A, B and C represent the input v a r i a b l e s , 
then the equation d e f i n i n g the output of the function F 
i s given by, 
F = A • B • C 
Thus the function F i s 1, when a l l input v a r i a b l e s are 1, 
and F i s 0, i f any one of the input v a r i a b l e s i s 0. 
The OR Function 
The OR func t i o n , or 'gate', i s represented by a p l u s 
s i g n , +- , a s s o c i a t e d with two or more v a r i a b l e s . The 
g r a p h i c a l symbol used to denote t h i s function i s shown i n 
F i g 2. I f A, B and C are input v a r i a b l e s , then the equation 
d e f i n i n g the operation of the function F i s given by 
F = A + B + C 
Thus the function F i s 1, i f any one of the input v a r i a b l e s 
i s 1, and F i s 0, when a l l input v a r i a b l e s are 0. 
The NOT Function 
The NOT funct i o n i s represented by a bar above the 
v a r i a b l e , e.g. A . The g r a p h i c a l symbol used to denote 
t h i s function i s shown i n F i g . 3. I f A represents the 
input v a r i a b l e , then the output of the function F i s given by 
AND Gate 
A C 
F - A - B - C 
Fig.1 
'OR Gate F=A+B+C 
A B C 
Fig.2 
NOT Function 
F= A 
Fig.3 
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Thus the funct i o n F i s 1, when the input v a r i a b l e i s 0 and 
F i s 0, when the input v a r i a b l e i s 1. 
The NOR and NAND functions are developments of these 
three b a s i c gates. I t i s p o s s i b l e to con s t r u c t l a r g e 
combinational switching systems using only NOR or HAND 
elements 
The NOR Function 
The NOR functi o n i s represented by a combination of 
the symbols used for.the OR and NOT fu n c t i o n s . The 
g r a p h i c a l symbol f o r the NOR function i s shown i n F i g . 4. 
I f A, B and C represent input v a r i a b l e s , the output of the 
function,F, i s defined by the equation 
F = A f B t C 
Thus the function F i s 0, i f any one of the input v a r i a b l e s 
i s 1, and F i s 1, when a l l input v a r i a b l e s are 0. 
The HAND Function. 
The NAND function i s represented by a combination of 
the symbols used f o r the b a s i c AND and NOT fun c t i o n s . The 
gr a p h i c a l symbol f o r the NAND function i s shown i n F i g . 5. 
I f A, B and C represent input v a r i a b l e s , the output of the 
function, F, i s defined by the equation, 
F = A • B « C 
Thus the function F i s 0, when a l l input v a r i a b l e s are 1, 
and j i s (1, i f any one of the input v a r i a b l e s i s 0. 
VlOR Gate 
A B C 
- * *F= A + B + C 
NAND Gate F= A - B - C 
A B C 
Fxclusive'OR'Gate 
Fig. 5 
F= A-B + A-B 
Fig. 6 
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3.2 Minimal Design Procedure. 
I t i s sometimes convenient, when designing complex 
swit c h i n g c i r c u i t r y , to s p e c i f y the design i n terms of 
Boolean equations using the b a s i c connectives AND, OR and 
NOT. I t then becomes necessary to rearrange the equations, 
i n order that the s p e c i f i c a t i o n be presented i n terms of 
the more v e r s a t i l e NOR or NAND elements. Also i t i s necessary 
to e liminate any redundant terms which were not i n i t i a l l y 
apparent. The det e c t i o n of such redundant terms may not be 
e a s i l y seen u s i n g the p r i n c i p l e laws of Boolean algebra; 
i t may, theref o r e , be necessary to introduce s p e c i a l 
techniques (12) which are summarised as foll o w s : 
( i ) T r i a l and e r r o r . 
( i i ) Conversion of a sum of products to a product 
of sums. 
( i i i ) I n t r o d u c t i o n of dummy f a c t o r s . 
( i v ) Chart methods. 
(v) Map methods. 
I t i s important to note that, i n expressions 
containing a la r g e number of v a r i a b l e s , i t may be convenient 
to break the expression i n t o s e c t i o n s and apply the most 
appropriate of the above methods to each s e c t i o n . As most 
of the design s p e c i f i c a t i o n was required i n terms of NAND 
func t i o n s , a simple example i s given. 
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F - A'B 4- A"B 
F - A'B + A-B 
F - (A-B) (A-B) 
F = (A~Ti) (X^B) 
I t i s seen that the function F may be r e a l i s e d using 
three NAND elements. 
3.3 Combinational Logic C i r c u i t s 
When i t becomes evident that a number of b a s i c l o g i c 
elements, connected so as to s a t i s f y a complex expression, 
are being employed on a number of o c c a s s i o n s , i t i s 
customary to s i m p l i f y the s p e c i f i c a t i o n by c o n s i d e r i n g the 
complex funct i o n as a s i n g l e u n i t which has s t r a i g h t -
forward r e l a t i o n s h i p s d e f i n i n g i t s operation. The 
combinational l o g i c elements used i n t h i s equipment are 
therefore l i s t e d and: defined. 
3.3.1 EXCLUSIVE-OR Gate 
The EXCLUSIVE-OR gate i s used f a i r l y commonly when a 
function F i s to be i n the l o g i c 1 s t a t e with only one of 
two input v a r i a b l e s , A + B , i n the l o g i c 1 s t a t e . Thus 
}•• F - A'B + A'B , 
which may be rearranged to give", 
F - A'B + A'B. 
The use of two AND gates and one NOR gate i s required to 
s a t i s f y t h i s equation. The general arrangement fo r the 
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EXCLUSIVE-OR function i s shown i n F i g . 6. 
3.3.2 The Binary Adder 
The combinational l o g i c c i r c u i t required to add 
together two binary d i g i t s , A and B, with a c a r r y d i g i t C 
from a previous stage, i s obviously used e x t e n s i v e l y i n 
computing e l e c t r o n i c s . An examination of the following 
t r u t h t a b l e shows how the Boolean expressions are derived 
to s a t i s f y the requirements of a f u l l b i n a r y adder. 
A B C C o u t G o u t Sum 
0 0 0 0 1 0 
0 0 1 0 1 1 
0 1 0 0 1 1 
0 1 1 1 0 0 
1 0 0 0 1/ 1 
1 o. 1 1 0 0 
1 1 0 1 0 0 
1 1 1 1 0 1 
G o u t - A.B.C + A.B.C + A.B.C +• A.B.C 
_ _ * _ * = C( A.B + A.B+A.B <-A.B) + A.B.C + A.B.C 
i C [A( S+B ) + B( A t A ) j + A . B ( C t C ) 
- A.C +• B.C + A.B 
Sum = A . C ^ + B . C ~ + C C ^ - h A.B.C 
#- Dummy f a c t o r s 
Th/i) l o g i c c i r c u i t required to s a t i s f y these two equations 
i s shown i n F i g . 7. awdt is M<e circuit th* ~7*x6ts yi<83N 
FULL ADDER 
D 
D 
SUM 
3 
CARRY 
3 
Pig. 7 
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3.3.3 The B i s t a b l e Element 
The b i s t a b l e element i s widely used i n d i g i t a l 
equipment. I t i s appropriate, t h e r e f o r e , to describe the 
operation of the simplest form of such elements and to give 
the c h a r a c t e r i s t i c equations and symbols a s s o c i a t e d with the 
two types used i n t h i s equipment. 
T h i s l o g i c c i r c u i t i s arranged to have two outputs, Q 
and Q, only one of which may e x i s t i n the l o g i c 1 s t a t e at 
any one time. The s t a t e of these two outputs i s c o n t r o l l e d 
by the previous a p p l i c a t i o n of a l o g i c 1 s t a t e to e i t h e r of 
the two inputs which are c a l l e d the s e t , s, and r e s e t , r , 
i n p u t s . I f a l o g i c 1 i s applied to s, then the output Q 
assumes the l o g i c 1 s t a t e and w i l l remain i n that s t a t e 
even a f t e r the l o g i c l.o.has been removed from the s e t input. 
S i m i l a r l y a l o g i c 1 applied to r w i l l cause the output Q 
to assume the l o g i c 1 s t a t e and remain i n that s t a t e a f t e r 
the l o g i c 1 has been removed from the r e s e t input. The 
l o g i c schematic of F i g . 8 i l l u s t r a t e s the mechanism of a 
v ery simple R-S b i s t a b l e element. 
The c h a r a c t e r i s t i c equation, d e f i n i n g the operation of 
the b i s t a b l e element, r e l a t e s the s t a t e of the outputs Q 
and Q at a time ( t + l ) to the s t a t e of the inputs at a 
previous time ( t ) . Thus the c h a r a c t e r i s t i c equations f o r 
the R-S b i s t a b l e element shown i n F i g . 8 i s simply, 
Q t + 1 = B t and Q t + 1 = r f 
r A 
I 
A 
J 
R - S Bistable 
Fig. 8. 
set 
C lock Data 
reset 
J C K 
O u | = P c O t + P s + C D 
Q w = P s O t + P c + c , D 
Type D Bistable 
O w - P c Q t + P s + C ( J K + J K O t + J K Q t ) 
O u » P s O t + P c + C { J K + J - K O t +J K O t ) 
Type J K Bistable 
F ig . 9. 
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The type D and J-K b i s t a b l e s , which are used i n t h i s 
equipment are more complex than the R-S type. They have 
more input terminals from which the s t a t e of the outputs 
<Q and Q may be c o n t r o l l e d . A d e t a i l e d a n a l y s i s of the 
operation of these elements i s given i n fief. 13. The g r a p h i c a l 
symbol and c h a r a c t e r i s t i c equations f o r each type are shown 
i n F i g . 9. 
I t i s customary to give a t i t l e to each b i s t a b l e , and 
t h i s i s normally done by u s i n g the i n i t i a l l e t t e r s of the 
p a r t i c u l a r function with appropriate numerical s u b s c r i p t s . 
The schematic of F i g . 10 i l l u s t r a t e s the accepted method of 
designating a s e r i e s of b i s t a b l e elements a s s o c i a t e d with 
the common function B. 
'3.3.4 S h i f t i n g and Counting 
Since the s h i f t i n g and counting operations are used 
e x t e n s i v e l y i n d i g i t a l equipment, i t i s appropriate to show 
how they may be r e a l i s e d u sing both b a s i c l o g i c and b i s t a b l e 
elements. An 'n' stage s h i f t r e g i s t e r may be constructed 
from n b i s t a b l e u n i t s , so interconnected by g a t i n g elements, 
that on the a p p l i c a t i o n of a s h i f t p u lse the contents of 
each stage, B . i s t r a n s f e r r e d to stage B F i g . 10 
i n d i c a t e s how a s h i f t l e f t r e g i s t e r may be constructed 
u s i n g R-S b i s t a b l e elements. The gates R and S are used to 
s t e e r the clock p u l s e s from the c o n t r o l l i n e to e i t h e r the 
Shift Le f t Register 
rOr-i 
K= 
Control line 
Fig. IO 
_ Divide by Two Circuit 
O O 
o 
LTLT 
Clock pulses 
Fig. II 
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r e s e t ( r ) or s e t ( s ) input of each b i s t a b l e element. T h i s 
s t e e r i n g a c t i o n i s c o n t r o l l e d by the s t a t e of each preceding 
element, or i n the case of stage B 0, by the s t a t e of the input 
function A. Assuming that element B 0 i s ' s e t ' and A i s 
equal to 0, then on the a p p l i c a t i o n of the f i r s t c l o c k 
p u l s e , C^, gates R 0 and w i l l operate, causing elements 
B Q and B^ to be ' r e s e t ' and ' s e t ' r e s p e c t i v e l y . T h i s s t e e r i n g 
a c t i o n a p p l i e s to a l l stages of the r e g i s t e r , causing the 
contents of each stage to be s h i f t e d one place l e f t each time 
a c l o c k pulse i s applied to the c o n t r o l l i n e . The 
switching time of the binary element u s u a l l y provides 
s u f f i c i e n t delay, so that intermediate storage elements 
are not re q u i r e d . S h i f t r e g i s t e r s are used for temporary 
storage of binary numbers, s e r i a l to p a r a l l e l conversion 
and i n the more complex a r i t h m e t i c p r o c e s s e s . The 
c h a r a c t e r i s t i c equations f o r each b i s t a b l e element Bn i n 
a s h i f t l e f t r e g i s t e r are given by: 
^ t + l = ^ - ! t * C l ^ ^ t + l = ^ * = l t * C L 
S i m i l a r l y f o r a s h i f t r i g h t r e g i s t e r these equations a r e : 
• ^ t + l ~ ^ t l t ' C L a n d ^nt+l = ^+1 " C L 
The second of the more complex operations, binary 
counting, may be r e a l i s e d u s i n g s i m i l a r techniques to those 
described f o r the s h i f t r e g i s t e r . I n t h i s case the s t e e r i n g 
of the •fc'lo.efcivpudses i s c o n t r o l l e d by the s t a t e of the 
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b i s t a b l e element to which the p u l s e s are a p p l i e d . The l o g i c 
schematic, F i g . 11, shows a simple 'divide-by-two' c i r c u i t 
i n which the p u l s e s appearing at the output, occur at h a l f the 
r a t e of those a p p l i e d to the input. With the b i s t a b l e 
i n i t i a l l y r e s e t , gate S s t e e r s the f i r s t and subsequent odd-
numbered c l o c k p u l s e s to the s e t input s, causing the 
b i s t a b l e element to change s t a t e . The second and subsequent 
even-numbered p u l s e s are applied to the r e s e t input r , 
causing the b i s t a b l e element to switch back to i t s o r i g i n a l 
r e s e t s t a t e . The s i g n a l appearing at the Q output may be 
used as a c l o c k s i g n a l to a second i d e n t i c a l 'divide-by-two' 
c i r c u i t . By cascading n stages i n t h i s f a s h i o n , a system 
i s produced which w i l l accept and s t o r e as a b i n a r y number 
up to 2 n - l c l o c k p u l s e s . When c o n s t r u c t i n g counters of t h i s 
s o r t , i t i s important to e s t a b l i s h whether the b i s t a b l e 
elements change s t a t e on the leading or t r a i l i n g edge of the 
c l o c k p u l s e . The e f f e c t of propagation delay i n f a s t counters 
may be overcome by gating the clock p u l s e s to each.stage of 
the counter. T h i s ensures that a l l stages change s t a t e at 
the same time. The c h a r a c t e r i s t i c equations f o r a 'divide-by-
two 1 c i r c u i t a r e : 
^Qt+1 = ^ f 0 ! a n d ^ t + l = '^M;,CL 
- 3 7 -
3 . 4 R e a l i s a t i o n of Arithmetic Processes 
The b a s i c processes involved i n a r i t h m e t i c are 
ad d i t i o n , s u b t r a c t i o n , m u l t i p l i c a t i o n and d i v i s i o n . I t i s 
expected that sub-routines w i l l be programmed for the 
determination of the more complex a r i t h m e t i c operations 
e.g. square roots, trignometric functions e t c . These sub-
ro u t i n e s w i l l a l s o a s s i s t i n demonstrating the operation of 
the equipment. Some of the l o g i c methods a v a i l a b l e for the 
r e a l i s a t i o n of the b a s i c processes are described here. 
Addition has already been d e a l t with i n S e c t i o n 3.3.2 
3 . 4 . 1 Binary S u b t r a c t i o n . 
I t i s p o s s i b l e to produce a s e t of equations to s a t i s f y 
the laws of binary s u b t r a c t i o n , and hence c o n s t r u c t a bi n a r y 
s u b t r a c t o r by methods s i m i l a r to to those described for the 
f u l l adder i n Se c t i o n 3 .3.2. I t i s common p r a c t i c e to .employ 
the method of complementing the subtrahend and adding, thus 
e l i m i n a t i n g the need f o r both an adder and a su b t r a c t o r to 
be incorporated i n the same machine. The l o g i c a l d e c i s i o n s 
required to complete a s u b t r a c t i o n are given f o r the types 
of complement p o s s i b l e i n binary algebra. Both methods 
have c e r t a i n merits and l i m i t a t i o n s , the most s e r i o u s 
l i m i t a t i o n being the complexity of the methods necessary 
to e s t a b l i s h the s i g n of the remainder. A number of r u l e s 
may be applied (14) which provide the equations necessary 
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to determine the sign of the remainder. The two methods 
are as fo l l o w s : 
( i ) S u b t r a c t i o n u s i n g Two's Complement. 
The two's or ra d i x complement of a binary number i s 
obtained by r e p l a c i n g a l l l ' s by O's and a l l O's by l ' s and 
adding 1 i n the l e a s t s i g n i f i c a n t p o s i t i o n . The d i f f e r e n c e 
i s formed by adding the two's complement of the subtrahend 
to the minuend. 
e.g. 1001 - 0101 = 0100 i . e . 9-5 = 4 
Two's complement of subtrahend = 1010 
1 
= 1011 
adding minuend 1001 
d i f f e r e n c e = 1) 0100 
The 1 i n the overflow column i n d i c a t e s a p o s i t i v e 
d i f f e r e n c e . 
( i i ) S u b traction u s i n g One's Complement. 
The one's complement of a binary number i s obtained 
simply by r e p l a c i n g a l l l ' s by O's and a l l O's by l ' s . The 
one's complement of the subtrahend i s added to the minuend 
to give the d i f f e r e n c e . With t h i s method the c a r r y produced 
i n the most s i g n i f i c a n t stage must be added together with 
the l e a s t s i g n i f i c a n t d i g i t s to complete the s u b t r a c t i o n . 
Using the previous example: 
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One's complement of subtrahend, 
adding minuend 
1010 
1001 
1 UOTT 
The overflow d i g i t i s then 
added i n the l e a s t s i g n i f i c a n t stage. 
D i f f e r e n c e . = .0100 
1 
3.4.2 Binary m u l t i p l i c a t i o n . 
As i n the case of s u b t r a c t i o n i t i s not economical to 
cons t r u c t a m u l t i p l i e r which w i l l generate the product d i g i t s 
simultaneously with the in p u t s . I t i s u s u a l to f i n d that the 
methods adopted are based on 'long m u l t i p l i c a t i o n * . The 
•method described here i s based on the repeated a d d i t i o n of 
the m u l t i p l i c a n d to c o r r e c t orders of a sub-product, the 
f i n a l sub-product being the required product. I t w i l l be 
appreciated that i f each of the two operands have n d i g i t s , 
then the product w i l l have a maximum of 2n+l d i g i t s . I t i s 
customary to allow the product to develop i n an accumulator 
and i n the r e g i s t e r which i s used to s t o r e the m u l t i p l i e r . 
T h i s i s p o s s i b l e s i n c e the m u l t i p l i e r i s s u c c e s s i v e l y 
s h i f t e d out of i t s i n i t i a l storage r e g i s t e r during the 
operation. I t then becomes necessary to round off the product 
to n d i g i t s so that i t i s again compatible with the data 
a l r e a d y s t o r e d . 
T h i s operation may be r e a l i s e d i n the following way. 
I t i s assumed that the sub-products are to be developed i n 
an accumulator r e g i s t e r which has r i g h t s h i f t i n g . f a c i l i t i e s 
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and that the m u l t i p l i e r i s i n i t i a l l y stored i n an a u x i l l i a r y 
storage r e g i s t e r M, which allows r i g h t s h i f t i n g . The f i r s t 
sub-product i s formed by examining the l e a s t s i g n i f i c a n t 
d i g i t of the m u l t i p l i e r . I f t h i s i s a 1, the m u l t i p l i c a n d 
i s added to the zero contents of the accumulator. I f the 
l e a s t s i g n i f i c a n t d i g i t of the m u l t i p l i e r i s 0, the a d d i t i o n 
i s not performed and the contents of the accumulator remain 
at zero. The contents of both the accumulator and r e g i s t e r 
M are then s h i f t e d one place r i g h t , with the l e a s t s i g n i f i c a n t 
d i g i t i n the accumulator being routed to the most s i g n i f i c a n t 
p o s i t i o n i n r e g i s t e r M. The process of examining the l e a s t 
s i g n i f i c a n t d i g i t of the m u l t i p l i e r , adding and then s h i f t i n g 
i s repeated u n t i l a l l the d i g i t s of the m u l t i p l i e r have been 
t e s t e d . 
The following example i s intended to i l l u s t r a t e t h i s 
method of binary m u l t i p l i c a t i o n . Multiply 10011 x 1101 i . e 
M u l t i p l i c a n d i s 10011 and the m u l t i p l i e r 1101. 
Accumulator. R e g i s t e r M 
The L.S.D of m u l t i p l i e r i s 1, 00000 * 
therefore sub-product i s 
S h i f t (ACC) and (Reg.M) r i g h t 
10011 
01001 
L.S.D of m u l t i p l i e r i s 0, sub-product=0l001 
S h i f t (ACC) and (Reg.M) r i g h t 00100 
L.S.D of m u l t i p l i e r i s 1, add 10011 
Sub-product 10111 
S h i f t (ACC) and (Reg.M) r i g h t 01011 
'L.S.D of m u l t i p l i e r i s 1, add 10011 
F i n a l product i s therefore 11110 
1 
1 
11 
11 
111 
111 
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3.4.3 Binary D i v i s i o n . 
The method i n v o l v i n g counting the number of repeated 
s u b t r a c t i o n s of the d i v i s o r from the dividend and r e s u l t i n g 
remainders i s considered to be u n c h a r a c t e r i s t i c of a modern 
computer. The commonly used method r e q u i r i n g t r i a l 
s u b t r a c t i o n s , r e s t o r i n g and s h i f t i n g i s considered s u i t a b l e 
for the proposed demonstration equipment and i s therefore 
described here. 
T h i s method r e q u i r e s that the two operands be i n i t i a l l y 
a l igned such that the most s i g n i f i c a n t 1 d i g i t s are i n 
i d e n t i c a l p o s i t i o n s i n t h e i r r e s p e c t i v e r e g i s t e r s . The 
d i f f e r e n c e i n the number of d i g i t s contained i n the dividend, 
compared with those contained i n the d i v i s o r , i s used to 
determine the number of d i g i t s i n the quotient. A t r i a l 
s u b t r a c t i o n of the a l i g n e d d i v i s o r i s performed; i f the 
remainder i s p o s i t i v e a 1 i s placed i n the most s i g n i f i c a n t 
p o s i t i o n of the r e g i s t e r i n which the quotient i s to be 
developed. I f , however, the remainder i s negative a 0 i s 
placed i n the quotient and the o r i g i n a l dividend r e s t o r e d . 
The d i v i s o r i s then s h i f t e d one p l a c e r i g h t and a f u r t h e r 
t r i a l s u b t r a c t i o n i s performed. T h e . t e s t s on the remainder 
are repeated to determine the value of the d i g i t to be 
entered i n t o the quotient r e g i s t e r . The process of t r i a l 
s u b t r a c t i o n i s repeated u n t i l e i t h e r the required accuracy 
i s obtained or the c a p a c i t y of the r e g i s t e r s t o r i n g the 
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the quotient has been exceeded. An example i s given to 
i l l u s t r a t e t h i s method of "binary d i v i s i o n . 
Divide 1100100 by 10100 i . e . 100 by 20. 
The d i f f e r e n c e i n the number of d i g i t s between the two 
operands i s (7 - 5) = 2; therefore the number of d i g i t s i n 
the quotient i s ( 7 . - 5 + 1) = 3 . 
Step 1. Al i g n both operands 
Step 2. Subtract 
Step 3. Remainder i s p o s i t i v e 
therefore quotient i s 1 
Step 4. S h i f t d i v i s o r one p l a c e r i g h t 
P o s i t i v e remainder 
S h i f t e d d i v i s o r 
Step 5. Subtract : 
Step 6. Remainder i s negative 
therefore quotient i s 10 
1100100 
1010000 
0010100 
0010100 
0101000 
0001100 
Step 7. 
Step 8. 
Step 9. 
S h i f t d i v i s o r one p l a c e r i g h t 
Restored remainder 
S h i f t e d d i v i s o r 
Subtract 
0010100 
0010100 
0000000 
Remainder i s p o s i t i v e 
t h erefore quotient i s 101. 
The quotient now contains the required three d i g i t s and at 
t h i s stage the operation i s terminated. 
CHAPTER IV 
FACTORS AFFECTING DESIGN. 
4.1 Primary Considerations. 
The general requirements for the demonstration 
computer have alr e a d y been e s t a b l i s h e d from the l i t e r a t u r e 
and i n S e c t i o n 2.4 as f o l l o w s : 
( i ) The machine must be a computer i n the f u l l sense of 
the word and not an e l e c t r o n i c c a l c u l a t o r . T his i m p l i e s 
that i t must work to a programme, which w i l l be fed to the 
machine, to-gether with the data, and that the programme 
may be modified during i t s execution. 
( i i ) Large d i s p l a y panels are e s s e n t i a l f o r the teaching 
f u n c t i o n . 
( i i i ) Three speed operation i s required, manual, slow speed 
and f a s t speed. 
( i v ) The machine must incorporate modern c i r c u i t and 
c o n s t r u c t i o n a l techniques. 
(v) The c o s t of the equipment should be as low as p o s s i b l e . 
( v i ) The educational requirements must be borne i n mind at 
every stage. T h i s i m p l i e s that the c i r c u i t must be capable-
of being broken down i n t o the b a s i c u n i t s f o r i n d i v i d u a l 
study, and that each p a r t must be based on s t r a i g h t forward, 
e a s i l y understood e l e c t r o n i c c i r c u i t s . 
I t i s appropriate at t h i s stage to s t a t e the non-
t e c h n i c a l f a c t o r s which have a f f e c t e d the design. I t was 
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obviously necessary to balance the estimated a v a i l a b l e man-
hours withthhe requirements of design and c o n s t r u c t i o n 
e f f o r t . I t was important to ensure that the. programme did 
not become so l a r g e that there would not be time to consider 
i t i n s u f f i c i e n t d e t a i l . Also i t was necessary to 'foresee' 
the s t a t e of the a r t techniques so that components would be 
a v a i l a b l e a t reasonable c o s t . I n con s i d e r i n g these and other 
a s p e c t s , the s e n i o r members of the department decided to s p l i t 
the p r o j e c t i n t o three s e c t i o n s . The Memory Unit i s 
described by Smith ( l ) , the Control and Arithmetic U n i t s are 
the s u b j e c t of t h i s t h e s i s , while the design and c o n s t r u c t i o n 
of the Input / Output equipment was held i n abeyance u n t i l 
a f t e r the completion of the other two p a r t s . This, 
arrangement i s compatible with the i n i t i a l proposals, that 
the three s e c t i o n s should be p h y s i c a l l y separable so t h a t , 
i n the event of some major malfunction, a l l would not be l o s t . 
Against t h i s background, there are the following main 
fe a t u r e s of the machine, which should be l i s t e d but which 
obviously warrent no f u r t h e r d i s c u s s i o n i n t h i s t h e s i s . I t 
was decided that the computer would have: 
( i ) A f e r r i t e core s t o r e . 
( i i ) A magnetic drum s t o r e . 
( i i i ) An adaquate i n s t r u c t i o n repe'toire. 
( i v ) That i t would use i n t e g r a t e d c i r c u i t s and p l u g - i n 
p r i n t e d c i r c u i t modules. 
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The following secondary f e a t u r e s were a l s o examined: 
( i ) Aspects of general purpose computers. 
( i i ) Type and number of machine i n s t r u c t i o n s . 
( i i i ) S e r i a l or p a r a l l e l operation. 
( i v ) Number r e p r e s e n t a t i o n . 
(v) Address m o d i f i c a t i o n . 
( v i ) Word length. 
( v i i ) Micro-programming. 
( v i i i ) Method of demonstration. 
These f e a t u r e s are d i s c u s s e d i n d e t a i l i n the present 
Chapter. D e c i s i o n s on these f e a t u r e s enabled a d e t a i l e d 
s p e c i f i c a t i o n of the machine to be drawn up and t h i s w i l l 
be given i n S e c t i o n 5.1. 
4.2 Some Aspects of General Purpose Computers. 
I n an e f f o r t to e s t a b l i s h those main c h a r a c t e r i s t i c s , 
which are common to the m a j o r i t y of general purpose machines, 
an examination of the recent survey on B r i t i s h computers(15) 
was undertaken. The r e s u l t s of t h i s examination a s s i s t e d 
i n determining a s p e c i f i c a t i o n which i s c h a r a c t e r i s t i c of a 
modern general purpose machine. Those aspects r e l a t i n g to 
c e n t r a l processor operation are summarised here, 
( i ) There i s no d e f i n i t e preference for pure binary or 
b i n a r y coded decimal number systems. There i s a suggestion, 
t h a t , where the machine i s intended f o r business or accounting 
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purposes, the l a t t e r system i s p r e f e r r e d . 
( i i ) A l l machines operate with f i x e d point a r i t h m e t i c , 
f l o a t i n g point operation being included i n those machines 
used f o r s c i e n t i f i c a p p l i c a t i o n s . 
( i i i ) The word length appears to be governed by accuracy 
and the expected range of numbers as w e l l r a s the address 
format. V a r i a t i o n s from 12 to 60 b i t s are evident. 
( i v ) With few exceptions, a r i t h m e t i c operations are c a r r i e d 
out i n the p a r a l l e l mode, the execution time f o r such operat 
-ions being dependent on the switching speed of the l o g i c o l ' . 
elements, the access time of the memory and. the complexity 
of the timing c i r c u i t s . Times for a d d i t i o n vary from 3jiS 
to 1.3mS, with m u l t i p l i c a t i o n and d i v i s i o n taking i n 
general 4 to 5 times as long. 
(v) Current trends i n d i c a t e a complete l a c k of uniformity 
i n respect of the number of i n s t r u c t i o n s o f f e r e d , the range 
being from 14 to 170, with the m a j o r i t y of machines having 
between 50 and 80 i n s t r u c t i o n s . 
4.3 Machine I n s t r u c t i o n s . 
A machine i n s t r u c t i o n comprises a pre-determined 
sequence of minor commands whichbare e s t a b l i s h e d by the 
design of a r i t h m e t i c , c o n t r o l and memory u n i t s . The number 
and type of machine i n s t r u c t i o n s may be c l a s s i f i e d as those 
a s s o c i a t e d w i t h : 
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( i ) t r a n s f e r of operands between the memory and a r i t h m e t i c 
u n i t s , 
( i i ) elementary a r i t h m e t i c operations, 
( i i i ) t r a n s f e r of c o n t r o l and the B l i n e modifier, 
( i v ) l o g i c a l manipulation of operands, 
(v) input and output of data. 
The number of i n s t r u c t i o n s i n t h i s machine must be 
kept to a minimum to reduce c o s t s and preserve c l a r i t y of 
demonstration. There must of course be s u f f i c i e n t 
i n s t r u c t i o n s to enable the machine to operate with a l l the 
main fe a t u r e s of a f u l l computing system. The i n s t r u c t i o n s 
should be as simple as p o s s i b l e , and i t i s hoped that 
student a p p r e c i a t i o n of the more complex i n s t r u c t i o n s w i l l 
be improved by demonstrating one simple step and allowi n g 
time f o r d i s c u s s i o n , before proceding to the next. I n a 
general purpose machine a t y p i c a l i n s t r u c t i o n may be, 
"Add the contents of l o c a t i o n n to the contents of the 
accumulator p l a c i n g the sum i n storage l o c a t i o n n" 
I n the demonstration computer i t i s expected that three 
i n s t r u c t i o n s may be necessary to e f f e c t t h i s operation: 
( i ) T r a n s f e r (n) to the a r i t h m e t i c u n i t , 
( i i ) Add, 
( i i i ) T r a n s f e r sum to l o c a t i o n n. 
By p l a c i n g a stop i n s t r u c t i o n between steps i and i i , and 
between i i and i i i , i t w i l l be p o s s i b l e to demonstrate the 
operation more e f f e c t i v e l y . 
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4.4 P a r a l l e l or S e r i a l Operation. 
The d i f f e r e n c e between p a r a l l e l and s e r i a l operation 
i s as f o l l o w s . I n a p a r a l l e l a r i t h m e t i c u n i t a l l b i t s i n 
the operands are acted upon simultaneously, r e q u i r i n g a 
s i n g l e timing pulse foe any one f u n c t i o n . I n a s e r i a l 
machine, on the other hand, each b i t of an n b i t word i s 
acted upon s e q u e n t i a l l y , and t h i s r e q u i r e s n timing p u l s e s 
to complete each f u n c t i o n . 
Comparing the two modes of operation, the p a r a l l e l 
type r e q u i r e s approximately, n times the c i r c u i t r y i n the 
a r i t h m e t i c u n i t , l ^ n times the c i r c u i t r y i n the timing u n i t 
and l / n t h of the time to complete a p a r t i c u l a r f u n c t i o n . 
Other major f a c t o r s must a l s o be considered: e.g. 
c o m p a t i b i l i t y with the memory system, the operating speed of 
the input devices and the expected load on the machine. 
Nearly a l l f u l l - s i z e computers operate i n the p a r a l l e l 
mode and the proposed machine should, i f p o s s i b l e , be 
t y p i c a l of t h i s modern p r a c t i c e . 
The choice of p a r a l l e l or s e r i a l operation i n t h i s case 
i s a l s o a f f e c t e d by the demonstration aspects of the 
machine. One of the major techniques to be demonstrated 
i s timing and sequencing of operations, and i t i s f e l t that 
to introduce many more timing p u l s e s to s a t i s f y the 
requirements of a s e r i a l machine would s e r i o u s l y impair 
the e f f e c t i v e n e s s of the demonstration. The p a r a l l e l mode 
i s a l s o compatible with the sma l l core memory which i s 
included i n the machine. For these reasons i t was decided 
to adopt p a r a l l e l working i n the a r i t h m e t i c u n i t . 
4.5 Number Representation 
The choice of number r e p r e s e n t a t i o n was made on the 
s i m p l i c i t y of c i r c u i t r y and student a p p r e c i a t i o n . The 
three systems, pure binary, binary coded decimal and o c t a l 
were each reviewed. The pure binar y system, which r e q u i r e s 
the most simple a r i t h m e t i c c i r c u i t r y , was adopted. I t was 
appreciated that the binary coded decimal system has 
c e r t a i n advantages i n the input / output s e c t i o n s . I t was 
f e l t that the complexity of the c i r c u i t r y to deal with the 
'excess 6 1 would s e v e r e l y l i m i t the e f f e c t i v e n e s s of 
ar i t h m e t i c demonstrations. 
4.6 Operand Address Modification. 
One of the most important aspects of computing i s the 
use of the'B l i n e m odifier' or index r e g i s t e r . When i t i s 
required to repeat an i n s t r u c t i o n n times with d i f f e r e n t 
operands, i t i s u s u a l to employ the same i n s t r u c t i o n , 
modify the address f i e l d by the contents of the modifier 
r e g i s t e r and use a c o n d i t i o n a l t r a n s f e r i n s t r u c t i o n to 
maintain the loop i n the programme. The number of address 
modifications to be applied, ( n ) , i s i n i t i a l l y stored i n 
the modifier r e g i s t e r , the contents of which are reduced 
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a f t e r each loop has been completed. The value of the 
decrement i s l e f t to the programmer and may be 1,2,3,4, e t c . 
I t i s a l s o u s u a l i n l a r g e computing systems to have more 
than one modifier r e g i s t e r . I t w i l l be appreciated that 
a s s o c i a t e d with each r e g i s t e r there must be the necessary 
gating and c o n t r o l c i r c u i t r y and a l s o s p e c i a l i n s t r u c t i o n s 
for addressing them. I t was decided t h a t , i n view of the 
importance of t h i s technique, at l e a s t one modifier 
r e g i s t e r should be included. The procedure normally 
adopted f o r adding the contents of the modifier r e g i s t e r 
to the operand address i s to use the adder u n i t contained 
i n the a r i t h m e t i c u n i t . I t was f e l t that to do t h i s i n 
the proposed computer would tend to over-complicate the 
a r i t h m e t i c u n i t . By u s i n g a s i n g l e b i t f u l l adder i n the 
c o n t r o l u n i t the a r i t h m e t i c s e c t i o n would not be a f f e c t e d 
and i t would permit the demonstration of s e r i a l a d d i t i o n . 
4.7 Word Length. 
Having decided on p a r a l l e l operation, i t was apparent 
that the word length would d i r e c t l y a f f e c t the amount of 
c i r c u i t r y required f o r storage and a r i t h m e t i c operations. 
I t was necessary to choose as few b i t s per word as p o s s i b l e 
without impairing the e f f e c t i v e n e s s of the demonstrations. 
I n order to give an adequate demonstration of 
m u l t i p l i c a t i o n and d i v i s i o n , i t was f e l t that the minimum 
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number of d i g i t s i n e i t h e r operand should be four, and the 
minimum d i f f e r e n c e i n the number of d i g i t s between e i t h e r 
operand should be t h r e e . With one b i t reserved as a si g n 
d i g i t , the minimum number of d i g i t s per word was therefore 
e s t a b l i s h e d as twelve. As a s i n g l e address mode was intended 
t h i s word length was examined i n terms of the machine i n s t r u -
c t i o n . When used as an i n s t r u c t i o n , the word must contain 
s u f f i c i e n t b i t s to s p e c i f y , i n binary code, a l l machine 
i n s t r u c t i o n s , a l l operand or i n s t r u c t i o n addresses and the 
code to address the modifier r e g i s t e r . F i g . 12 shows the 
format of the proposed machine word, when used as an 
i n s t r u c t i o n , i n d i c a t i n g that the twelve b i t s considered 
necessary f o r a r i t h m e t i c processes s a t i s f y these requirements. 
For s i m p l i c i t y and minimum cost i t was therefore decided 
that a twelve b i t word should be adopted. 
4.8 Mic ro-p rogramming. 
I t i s important that the computer be as f l e x i b l e as 
p o s s i b l e i n use. I f the sequence of minor commands 
comprising each i n s t r u c t i o n i s not r e a d i l y a l t e r a b l e , t h i s 
may not be achieved and may l i m i t the type of c a l c u l a t i o n 
which can be performed. A method of a l t e r i n g e x i s t i n g 
i n s t r u c t i o n s or generating new ones i s therefore considered 
d e s i r a b l e . One method of ac h i e v i n g t h i s i s micro-
-programming. The technique assumes that a l l minor 
commands i n the c o n t r o l u n i t are a v a i l a b l e f o r assembling 
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i n t o any d e s i r e d sequence to form new i n s t r u c t i o n s . T h i s 
may be done by programming, or by a pin-board, or by r e -
- w i r i n g of the timing c i r c u i t r y . By arranging the c i r c u i t r y 
a s s o c i a t e d with the timing p u l s e s i n a form s u i t a b l e f o r 
l a t e r m o d i f i c a t i o n , i t i s hoped that the e f f e c t i v e n e s s of 
the equipment may be maintained i n the l i g h t of experience. 
A general purpose i n t e g r a t e d c i r c u i t c a r r i e r board r e f e r r e d 
to i n S e c t i o n 7.1 was developed e s p e c i a l l y f o r t h i s purpose. 
4.9 Method of Demonstration. 
I n S e c t i o n 2.4 i t was e s t a b l i s h e d that the method of 
demonstration was to be pre-eminent throughout the design. 
C l e a r d i s p l a y panels are e s s e n t i a l , i n c o r p o r a t i n g lamps to 
show the condition of a l l the r e g i s t e r s and major c o n t r o l 
gates i n the system. Also, f o r c l a r i t y of demonstration, 
i t was decided that the machine should incorporate four 
modes of operation. As these modes m a t e r i a l l y a f f e c t the 
a c t u a l c i r c u i t design, a d e s c r i p t i o n of each i s given here, 
( i ) S t a n d s t i l l operation. 
T h i s mode i s included to provide the bridge between 
the b a s i c l o g i c t u t o r and the demonstration computer. 
I n t h i s c o n dition, the machine w i l l operate without the 
time base. A l l the minor commands, e.g. load r e g i s t e r A, 
s h i f t (Reg. A) l e f t , t r a n s f e r sum to ACC e t c w i l l be 
a v a i l a b l e on a 'Student push-button pan e l * . A twelve b i t 
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data panel w i l l a l s o be provided. \With these f a c i l i t i e s 
the student w i l l be able to t r a n s f e r information throughout 
the machine, without reference to any p a r t i c u l a r sequence 
or i n s t r u c t i o n . Demonstration of the b a s i c computing 
pr o c e s s e s , counting, s h i f t i n g , adding and p a r a l l e l t r a n s f e r 
i s o p o s s i b l e i n t h i s mode. 
( i i ) Manual operation. 
I n t h i s c o n d i t i o n , each timing pulse w i l l be generated 
manually. T h i s permits the student to f u l l y appreciate 
the e f f e c t of one timing pulse,.before proceding to the 
next. A l l i n s t r u c t i o n s may be executed i n t h i s mode with 
the i n s t r u c t i o n being set up on a twelve b i t data switch 
p a n e l . 
( i i i ) Slow operation. 
I n t h i s mode, the time base w i l l generate one b i t time 
per second. A student 'Execute' switch, when operated, w i l l 
allow the machine to complete one i n s t r u c t i o n and then stop. 
T h i s mode i l l u s t r a t e s the way i n which the time base l i n k s 
to-gether the v a r i o u s minor commands to form an i n s t r u c t i o n . 
( i v ) Normal operation. 
I n t h i s mode, the time-base w i l l run a t i t s normal 
speed. I n s t r u c t i o n s w i l l be obtained i n sequence, (except 
f o r jump i n s t r u c t i o n s ) from the memory and then executed. 
V i s i b l e i n d i c a t i o n w i l l be by way of waveform examination 
i n any of the three main s e c t i o n s of the equipment. 
CHAPTER V 
GENERAL FEATURES OF THE DESIGN. 
5.1 Statement of Specification. 
I t was decided to draw up a basic specification which 
would enable an estimate to be made of the c i r c u i t r y 
required to construct equipment generally i n accordance 
with the findings of Chapters 2 and 4. The det a i l s for 
each part of the specification followed f a i r l y n a t u r a l l y 
from the major decisions described i n Chapter 4, and the 
reasons f o r t h e i r choice are not included here. 
Based on t h i s s p e c i f i c a t i o n , block schematic diagrams 
were produced to show, i n d e t a i l , the quantity and type of 
logic elements which would be required to meet i t . 
Specification 
Word length. Twelve binary d i g i t s , the most s i g n i f i c a n t 
d i g i t to be used as a sign d i g i t . 
Number system.—Pure binary, i n the range +2047 > x s> -2047 
Memory. 64 word magnetic core store, p a r a l l e l . 
45 word magnetic drum store, s e r i a l . 
Modifier. One six b i t register for operand address 
modification only. 
Arithmetic. P a r a l l e l . Add, subtract, m u l t i p l y 
and divide. 
* In practice the drum store i s a magnetic tape loop and 
in l a t e r parts of t h i s thesis i t i s described as the tape 
store. 
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Instructions. Single address, t o t a l 16 instructions 
as follows: 
Four to l i n k the memory to arithmetic section. 
Four to i d e n t i f y basic arithmetic operations. 
Two to specify conditional transfers. 
Two to specify l o g i c a l manipulation of data. 
One to address the modifier r e g i s t e r . 
One to terminate the programme. 
One for input of information. 
One for output of information. 
Input. Simulated punched tape or push-button switches 
at t h i s stage of the project. 
Output. Filament lamps at t h i s stage of the project. 
Controls. Three position mode switch:-
Normal - Slow - Manual / S t a n d s t i l l . 
Single switches f o r t -
S t a rt, Stop, Execute, Proceed and Manual. 
Construction. Must incorporate:-
Integrated c i r c u i t logic elements. 
Plug-in printed c i r c u i t modules. 
Physical separation of major sections. 
Comprehensive mimic diagrams. 
Free access to logic elements. 
A self-contained power supply. 
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5 . 2 Overall Operation of the Computer. 
ft 
Before proceding to the more detailed description of 
the operation of the Control and Arithmetic sections i t i s 
necessary to describe b r i e f l y how t h i s computer i s intended 
to function. This then forms the basis for the design work 
required to b u i l d a machine to the specification of Section 
5 . 1 . 
I t was assumed i n i t i a l l y that the programme would be 
stored as a sequence of machine instructions i n the s e r i a l 
type magnetic drum store, and that operands would be stored 
i n the magnetic core u n i t . On receipt of the i n s t r u c t i o n 
alignment signal, the control u n i t allows the clock signal, 
from the drum store, to be gated through to the timebase. 
The required machine i n s t r u c t i o n i s then fed to the control 
register where i t i s decoded and used to direct the timing 
pulses to the various sections of the machine. These pulses 
are used to execute the i n s t r u c t i o n . At the end of the 
i n s t r u c t i o n the timebase i s returned to the standby 
condition to await the next i n s t r u c t i o n alignment signal. 
This summary of the overall function of the control 
of the machine can now be extended i n d e t a i l . The general 
features of the design followed l o g i c a l l y from the 
specification and t h i s operating mechanism. The detailed 
derivation of the basic design w i l l not be given but the 
next two sections, Section 5 . 3 and 5 . 4 , describe the 
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operation of the control and arithmetic units of the machine 
i n outline. As ax'result of t h i s i t i s possible to l i s t the 
16 instructions (Section 5.5) and the minor commands 
required for each (Section 5.6). This enables the c i r c u i t 
design to follow l o g i c a l l y as described i n Chapter 6. 
5.3 Final Outline Design of the Control Unit. 
The block schematic, Fig. 13, indicates the main 
interconnections required between the major sub-units and 
gives the expressions f o r the timing pulses associated with 
the control gates. The logic elements i n t h i s section w i l l 
c ontrol: 
( i ) The transfer of instructions and operands from the 
input devices to the memory. 
( i i ) The s e r i a l transfer of instructions from the drum 
store to the control register. 
( i i i ) The decoding of the four most s i g n i f i c a n t b i t s of the 
control register to give one of the available 16 machine 
instr u c t i o n s . 
( i v ) The modification of the operand address. 
(v) The next i n s t r u c t i o n address. 
( v i ) The generation of a l l timing pulses. 
The gating, s h i f t i n g and transfer operations i n both 
the arithmetic and control sections are effected by pulses 
occuring at a pre-determined time and i n the correct 
- 5 8 -
sequence. These pulses are derived from the timebase, which 
generates character (K) and b i t (B) times by appropriate 
d i v i s i o n and decoding of the clock signal. The waveform 
diagram of Fig. 1 5 i l l u s t r a t e s the 12.: 1 time relationship 
between the character and b i t times. Fig. 16 shows the time 
relationship between b i t times (B), master clock (C-^), 
pre-clock (C^) and the square-wave signal ( Gi,_io^ w n i c n 
i s derived from the drum store. 
During K q time the twelve b i t word, representing the i n -
-s t r u c t i o n , i s shifted from the drum store to the control 
register by the application of twelve gated master clock 
pulses to the s h i f t l i n e of the control register. The 
decoded i n s t r u c t i o n i s tMen gated with signals from the time-
-base to produce the correct sequence of timing pulses, or 
minor commands, necessary to execute the p a r t i c u l a r 
i n s t r u c t i o n . I t i s expected that a l l instructions except 
'multiply* and 'divide' w i l l require no more than the 
twelve pulses available during the second character time 
The execution of these two exceptional instructions ( i . e . 
'multiply* and 'divide') w i l l be complete by the end of the 
fourth character time K^ . 
I f the specified i n s t r u c t i o n i s one of the four dealing 
with the transfer of operands between the memory and 
arithmetic u n i t s , the operand address w i l l be defined by 
the contents of the control register ( b i t s 6 to 11 ). 
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Th e gate G.14 i s used to transfer the operand address to 
the memory during time. When operand address modific-
a t i o n i s required, b i t 5 i n the control register w i l l be 
true. The f i r s t s i x b i t times are allocated f o r operand 
address modification i n which the contents of the modifier 
register are added to the contents of the control register 
( b i t s 6 to 11) using the single b i t f u l l adder. After 
modification the operand address i s available f o r transfer 
to the memory i n the normal way. 
The six stage i n s t r u c t i o n counter specifies the drum 
storage address from where the next i n s t r u c t i o n i s to be 
obtained. This counter i s normally up-dated, by adding one, 
af t e r each i n s t r u c t i o n has been executed. I n the case of the 
two instructions which specify 'jumps' i n the programme„the 
address of the next i n s t r u c t i o n w i l l be contained i n the 
control register ( b i t s 6 to 11) and v a i l be conditionally 
transferred to the i n s t r u c t i o n counter during time. 
The indi v i d u a l timing pulses, required to i n i t i a t e each 
of the minor commands which are needed f o r the execution of 
a l l i n s t r u c t i o n s , are produced i n the timing pulse generator 
using simple gating techniques. 
5.4 Final Outline Design of the Arithmetic Unit. 
The major sub-sections of the arithmetic u n i t must be 
the four 12 b i t registers and the 11 b i t f u l l adder. The 
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block schematic, Fig. 14, i l l u s t r a t e s the way i n which these 
components are i n t e r l i n k e d by the control gates. 
( i ) Addition. 
The 'addition' operation i s i n i t i a t e d by placing the 
two operands i n the register A and i n the accumulator 
regis t e r . ( The accumulator register i s also referred to as 
" The ACC. register"). The contents of the ACC. register i s 
then transferred to the temporary storage register B. A 
re-set pulse i s subsequently applied to the ACG. register. 
The true outputs of each bistable i n both registers A and B 
are then simultaneously transferred to appropriate orders 
of the 11 b i t p a r a l l e l adder. The sum outputs of the adder 
are subsequently gated int o the ACC. r e g i s t e r . The operand 
i n i t i a l l y stored i n register A remains unaltered a f t e r t h i s 
operation. 
( i i ) Subtraction. 
Subtraction i s performed using the one's complement 
method. The subtrahend i s i n i t i a l l y placed i n the register 
A and the minuend i n the ACC. register. The contents of the 
ACC. register are transferred to the register B and the ACC. 
register reset. The false output of each stage i n register 
A and the true output of each stage i n register B are 
simultaneously applied to appropriate orders of the p a r a l l e l 
adder. The carry output of the adder i s gated to the least 
s i g n i f i c a n t stage of the adder to maintain the 'end-around-
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carry' which i s necessary with t h i s method. The sum outputs 
of the adder are f i n a l l y gated to the ACC. register to give 
the difference, 
( i i i ) M u l t i p l i c a t i o n . 
The process used for m u l t i p l i c a t i o n d i f f e r s s l i g h t l y 
from the method described i n Section 3.4.2. The m u l t i p l i -
cand i s i n i t i a l l y stored i n the register A and the m u l t i p l i e r 
i n the register M. The least s i g n i f i c a n t d i g i t i n the 
register M i s tested for a logic 1. I f the test i s positive 
the contents of the register A are added to the zero contents 
of the ACC. register. The sum outputs of the p a r a l l e l adder, 
i . e . the f i r s t sub-product, are then gated to the ACC. register 
I f the least s i g n i f i c a n t d i g i t test i s negative the add 
operation i s not performed. The contents of the registers 
A and M are then shi f t e d one place l e f t and r i g h t respectively. 
The process of t e s t i n g the least s i g n i f i c a n t d i g i t of register 
M, adding, s h i f t i n g etc. i s repeated u n t i l a l l the d i g i t s i n 
the register M have been tested a f t e r which time the f i n a l 
product i s held i n the ACC. register. 
This method of m u l t i p l i c a t i o n .pre-supposes that the 
product i s w i t h i n the range of the machine, i . e . 11 binary 
d i g i t s , The product i s b u i l t up i n the ACC. register and 
due to the l e f t s h i f t i n g i n the register A the least s i g n i f -
i c a n t d i g i t i n the product i s retained. The l i m i t a t i o n s 
imposed by t h i s method were agreed to be of l i t t l e consequence 
-62-
compared with the complexity involved i n both rounding o f f 
the product and i n maintaining a clear demonstration, 
( i v ) Division. 
The d i v i s i o n operation i s c e r t a i n l y the most complex 
of these four arithmetic processes. The dividend i s 
i n i t i a l l y stored i n the ACC. register and the divisor i n the 
register A. The quotient i s developed i n the register M 
and i s transferred to the ACC. register on completion of the 
d i v i s i o n operation. I n i t i a l l y , both the dividend and 
divisor are shi f t e d l e f t u n t i l t h e i r respective most s i g n i f -
-icant one d i g i t s occupy position 11 i n the registers. 
The difference i n the number of s h i f t pulses applied to each 
register i s counted and stored i n the ' 4 b i t count 1 and. 
used to determine the number of d i g i t s i n the quotient. 
The contents of the register A are then subtracted from the 
contents of the ACC. register. I f the (remainder i s positive 
a 1 i s stored i n position ten of register M, and the 
positive remainder gated int o the ACC. register. I f the 
remainder i s negative, a 0 i s stored i n position ten of the 
register M and the contents of the ACC. register remain 
unaltered. The contents of the registers A and M are then 
shif t e d one place r i g h t . A pulse i s applied, to reduce by 
one, the number stored i n the *4 b i t count 1, which i s 
subsequently tested for zero. The process of t r i a l 
subtraction , r i g h t s h i f t i n g etc. i s repeated u n t i l the 
- 6 3 -
'4 b i t count 1 shows zero. F i n a l l y the quotient i s s e r i a l l y 
transferred to the ACC. register from the register M. 
I t was agreed that the maximum seven d i g i t quotient 
res u l t i n g from the execution during three character times 
would be s u f f i c i e n t for demonstration purposes. 
5 . 5 The Machine Instructions. 
i 
I n Sections 5 . 3 and 5 . 4 the required operation of the 
control and arithmetic units has been described. Each must 
function i n accordance with up to the maximum number of 
allowed machine instructions ( i . e . sixteen). By considering 
the operation i n d e t a i l i t was possible to l i s t what these 
instructions should be, and sixteen was found to be adaquate. 
The sixteen basic machine instructions suitable for a l l 
the operations of the control and arithmetic units plus the 
transfer of information to and from the memory uni t s were 
found to be as follows: 
IQ— Transfer the contents of memory location n to the 
ACC. register. 
1 ^ — Transfer the contents of memory location n to the 
register A. 
I 2 — P r int the contents of the ACC. regis t e r . 
1 ^ — Add the contents of the register A to the contents 
of the ACC register, placing the sum i n the ACC. 
regist e r . 
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1^—Transfer the contents of the ACC. register to 
memory location n. 
1^—Transfer the contents of memory location n to the 
register M. 
Ig—Transfer the contents of the ACC. register to the 
register B. 
Ij—Multiply the contents of the register A by the 
contents of the register M, placing the product i n 
the ACC. register. 
I g — D i v i d e the contents of the ACC. register by the 
contents of the register A, placing the sum i n the 
ACC. register. 
I g — S h i f t the contents of the ACC. register n places 
l e f t . 
I^Q-Subtract the contents of the register A from the 
contents of the ACC. register, placing the 
difference i n the ACC. register. 
I ^ - I f the contents of the modifier register are 
positive take the next i n s t r u c t i o n from location p, 
otherwise take the next i n s t r u c t i o n i n sequence. 
I^2-^ e a-d i n instructions and data from input devices. 
I ^ - I f the contents of the ACC. register are negative 
take the next i n s t r u c t i o n from location p, otherwise 
take the next i n s t r u c t i o n i n sequence. 
I,.-Stop. 
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I^-Load modifier register with the number n. 
The Order Code. 
To operate the machine, each of the instructions l i s t e d 
i n Section 5.5 must give r i s e to a p a r t i c u l a r sequence of 
basic logic functions occurring at the correct times. Each 
in s t r u c t i o n i s executed by the application of the 
appropriate sequence of timing pulses to the various gates 
and registers throughout the machine. 
By considering the operations required for each in s t r u c -
- t i o n a l i s t of the basic functions and t h e i r timing codes 
was prepared. This l i s t i s specified for each i n s t r u c t i o n . 
The time i s defined by the character time (K time K^tK^tK^ ) 
and by b i t time (BQ B i i ^ ' Each of the timing functions 
has been allocated a number between F.l and F.53. 
The complete l i s t of instructions, t h e i r associated 
codes and breakdown into minor functions, f u l l y describes 
the proposed method of execution. The l i s t i s also used to 
establish a l l the timing functions detailed i n Chapter 6 and 
l i s t e d i n Appendix 1. Reference i s made to Fig. 13 and Fig. 14. 
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Machine Instruction I Q Code 0000 
Transfer the contents of memory location n to 
the ACC. reg i s t e r . 
Timing Time. Operation 
Function. 
F.l K1B1 Reset ACC. register v i a OR 5. 
P.3 
K_(B,—Be) Check i n s t r u c t i o n f o r operand 
F.40 - F.45 • address modification. I f CR.5 
i s 1, add the contents of the 
modifier register to the 
contents of the control register 
( b i t s 6 to 11) placing the sum i n 
the control r e g i s t e r . ( The control 
gates are G.15, Gl6 and G.17). 
F.6 ^ i B 8 Transmit pulse to memory to 
. release data to core buffer 
r e g i s t e r . 
F.7 ^ i Bq Gate the contents of the core 
• y buffer registervto the ACC. register 
v i a loading gate G.8. 
F.8 ^iBio Transmit pulse to memory to re-
write data. 
F.9 K,B, n Apply pulse to i n s t r u c t i o n 
A ± u counter v i a OR 15. 
F.12 ^"^O I f C R # 5 i s X! aPP l v P u l s e *o 
modifier re g i s t e r . 
F.10 K l B l l Reset timebase. 
F . l l K i B n Reset EXECUTE bistable. 
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Machine Instru c t i o n I , Code 0001. 
Transfer the contents of memory location n to 
the register A. 
Timing Time. Operation 
Function. 
F.13 K l B 2 Reset register A. 
F.3 Check i n s t r u c t i o n for operand 
F.40 address modification. I f CR. 5 
F.41 i s 1, add the contents of the 
F.42 K i B i — B6 modifier register to the contents 
F.43 of the control r e g i s t e r ( b i t s 6 to 11) 
F.44 ' placing the sum i n the control r e g i -
F.45 -ster. ( Control gates are G.15, G.16 
and G.17.) 
F.6 K i B 8 Transmit pulse to memory to release 
data to core buffer register. 
F.14 Ki BQ Gate the contents of the core buffer 
register to register A v i a gate G.l. 
F.8 ^iBio TTransmit pulse to memory to re-
write data. 
F.9 K l B 1 0 APp!y pulse to i n s t r u c t i o n counter. 
F.12 K i B io I f CR.5 i s 1, apply pulse to reduce 
the contents of the modifier 
register by one. 
F.10 % B l l Reset timebase. 
F . l l K..B,.. Reset EXECUTE bistable. 
Machine In s t r u c t i o n I 0 Code 0010. 
This i n s t r u c t i o n i s reserved for p r i n t - o u t , i t i s 
proposed that during execution time the contents of the ACC. 
register be transferred to twelve bistable elements 
associated with a combined Binary / Decimal convertor and 
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paper tape p r i n t e r . This section of the equipment i s not 
being b u i l t at present and therefore the minor operations 
associated with t h i s i n s t r u c t i o n cannot be specified. 
Machine In s t r u c t i o n I , Code 0011. 
d 
Add the contents of the register A to the contents 
of the ACC. register, placing the sum i n the ACC. register 
Timing Time. Operation 
Function 
F.15 K-B, Gate the contents of the ACC. 
register to register B, v i a 
G.4 and OR.4 
F.l KlBl Reset the ACC. register v i a OR.5. 
F.16 ^ i B ? Gate the true side of register A to 
X input of adder v i a G..2 and OR.2. 
F.17 K i B ? Gate contents of register B to Y 
input of the adder, v i a G.5 and OR.3. 
F.18 ILBp Gate sum output of adder to the ACC. 
register v i a G.7 and OR.3. 
F.9 K1 B10 APPly P ulse to i n s t r u c t i o n counter. 
F.10 K i B n Reset time base. 
F . l l K l B H Reset EXECUTE bistable. 
Machine Instr u c t i o n 1^ Code 0100. 
Transfer the contents of the ACC. register to 
memory location n. 
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F.19 K1 B9 
F.8 K1 B10 
F.9 K1 B10 
F.12 K1 B10 
Timing Time. Operation. 
Function. 
E. 3 Check i n s t r u c t i o n dToimbperand 
F. 40 address modification. I f CR.5 i s 1, 
F.41 add the contents of the modifier 
F.42 K i ( B i— B6^ register to the contents of the 
F.43 control register ( b i t s 6 to 11) 
F.44 placing the sum i n the control 
F.45 register. (Control gates are G.15, 
G.16 and G.17) 
Gate the contents of the ACC. 
register to the core buffer r e g i s t e r . 
Transmit pulse to memory to write data. 
Apply pulse to i n s t r u c t i o n counter. 
I f CR.5 i s 1, apply pulse to reduce 
the contents of the modifier register 
by one. 
F.10 K i B n Reset timebase. 
F . l l K i B n Reset EXECUTE bistable. 
Machine Instru c t i o n I c Code 0101. 2 . 
Transfer the contents of memory location n to the register M 
Timing Time. Operation. 
Function 
F.20 K 1B 2 Reset register M 
F.3 Check i n s t r u c t i o n f o r operand address 
F.40 modification. I f CR.5 i s 1, add the 
IP.41 contents of the control register 
F.42 K i B i ~ " B 6 ( b i t s 6 to 11) tdcthagcdfcfcents of the 
F.43 modifier register placing the sum i n 
F.44 the control register. (Control gates 
F.45 are G.15, G.16 and G.17). 
F.6 ^ i b r Transmit pulse to memory to release 
• - data to core buffer register. 
F.21 K l B g Gate contents of store buffer register 
to the register M via loading gate G.9. 
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F.8 " K i B io Transmit pulse to memory to re-write data 
F.9 K1 B10 Apply pulse to i n s t r u c t i o n counter. 
F.12 K1 B10 I f CR.5 i s 1, Apply pulse to reduce the contents of the modifier register by one. 
F.10 K i B l l Reset timebase. 
F . l l K 1 B 1 1 Reset EXECUTE bistable. 
Machine Instru c t i o n Ig Code 0110. 
Transfer the contents of the ACC. register to the register 
Timing Time. 
Function. 
Operation. 
F.15 K 1 B 1 Gate the contents of the ACC. register to register B v i a gate G.4 and OR.4. 
F.9 Apply pulse to i n s t r u c t i o n counter. 
F.10 K i B n Reset timebase. 
F . l l K 1B 1 1 Reset EXECUTE bistable. 
Machine Instru c t i o n L, Code 0111. 
Multiply the contents of the register A by the contents of 
register M placing the product i n the ACC. register. 
Timing 
Function 
Time. 
• 
Operation. 
F.l "A Reset ACC. register v i a OR.5. 
F.22 Adjust sign v i a Ex.-OR.2, AMD.3 and OR.9 
Examine least s i g n i f i c a n t d i g i t i n register 
M. I f posit i v e add the contents of register 
A to the contents of the ACC. register, 
placing the sum i n the ACC. register 
( See in s t r u c t i o n 1^). 
Reset register B. 
F.16 
F.17 
F.18 
F.2 
K1 B2 
K.B2 
F.23 S h i f t the contents of register M one place 
r i g h t v i a OR.12 and OR.13. 
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F.24 K_B_ Shift the contents of register A one 
0 place l e f t v i a OR.7. 
F.15 K i B 4 Transfer the contents of the AGC. register 
^ to register B via G.4 and OR.4. 
F.l K i B 4 . I f l e a s t s i g n i f i c a n t d i g i t i n register M 
is 1, reset the ACC. register. 
F.16 
F.17 K-iBn Repeat operations specified during K, B,, time, 
F.18 1 5 .. 
T(» •— —.-
— • J 
F.23 Repeat operations specified during K,B, time, 
F.24 ^ F.15 K i B ' 7 Repeat operations specified during K..B, time, F.l • . 1 ' 1 4 
These las t three groups of operations are repeated u n t i l 
K^B^Qtime. 
F.9 K 3 B10 APP l v P u l s e t o i n s t r u c t i o n counter. 
F.10 K 3 B l l R e s e t timebase. 
F . l l K 3 B l l R e s e t EXECUTE bistable. 
Machine Instru c t i o n I Q Code 1000. 
Divide the contents of the ACC. register by the contents <?;f 
of register A, placing the quotient i n the ACC. register. 
Timing Time. Operation. 
Function. 
F.22 K.B.. Check sign of quotient via EX.-OR.3, AND 2, 
1 1 and OR.9. 
F.24 K,B, Shift the contents of register A l e f t 
u n t i l most s i g n i f i c a n t 1 d i g i t i s i n . 
position 11. (Gates OR.7 and AND 6.) 
F.25 K-B, Shift the contents of the ACC. register 
l e f t u n t i l the most s i g n i f i c a n t 1 d i g i t 
i s i n position 11.(Gates OR.10 and AND.5) 
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F.26 Gate the difference i n the number of 
s h i f t pulses between timing functions 
F.24 and F.25 to the '4 b i t count', v i a 
Ex-OR.l and OR.11. 
F.15 K 1 B 2 Transfer the contents of the ACC. register to register B v i a OR.4. 
F.l K 1 B 2 Reset the ACC. register v i a OR.5. 
F.51 K 1 B 2 Set DIVIDE bistable. 
F.20 K 1 B 2 Reset register M. 
F.27 K 1 B 3 Gate the false side of each bistable i n register A to the adder v i a 0R.1 and G.3. 
F.17 Gate the contents of register B to the adder v i a OR.3 and G.5. 
F.18 K 1 B 3 Gate the sum outputs of the adder to the ACC. register v i a OR.3 and G.7. 
F.38 K 1 B 3 Set the CARRY bistable v i a AND 8 and AND 9. 
F.23 K 1 B5 Shif t the contents of register M one place r i g h t v i a OR.13 and 0R.1. 
F.24 K 1 B 5 S h i f t the contents of register A one place r i g h t v i a OR.7. 
F.26 K 1 B5 Apply pulse to '4 b i t count
1. 
F.50 K 1 B 5 I f contents of '4 b i t count' i s zero, reset DIVIDE bistable. 
F.15 K 1 B6 I f CARRY bistable i s set, transfer the contents of the ACC. register to register B. 
F.l K 1 B6 Reset the ACC. register. 
F.17 
F.27 
F.18 
F.38 
Repeat operations specified during ^ B^ time. 
F.23 
F.24 
F.26 
K 1 B9 Repeat operations specified during ^B^ time. 
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F.15 Kl B 1 0 R e P e a t operations specified during K^ Bg time, 
These l a s t three groups of operations are repeated 
sequentially u n t i l the DIVIDE bistable i s reset. 
F.23 K^io S h i f t the contents of register M ten 
* places r i g h t . 
F.25 S h i f t the contents of the ACC. register 
5 ten places l e f t . 
F.9 ^^0 Apply pulse to i n s t r u c t i o n counter, 
11 
11 
F.10 K^B-n Reset timebase 
F . l l K^Bnn Reset EXECUTE bistable. 
Machine I n s t r u c t i o n I g Code 1001. 
S h i f t the contents of the ACC. register n places l e f t . 
Timing Time. Operation. 
Function. 
F.33 K1B0 Reset SHIFT LEFT counter. 
F.34 K1B1 Transfer the contents of the control register ( b i t s 8 to 11) to SHIFT LEFT 
counter. 
F.35 Apply pulses to reduce contents of SHIFT LEFT counter to zero. 
F.9 Apply pulse to i n s t r u c t i o n counter. 
F.10 K 1B 1 1 • Reset timebase. 
F . l l K B 1 11 Reset EXECUTE bistable. 
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Machine Ins t r u c t i o n I l Q Code 1010. 
Subtract the contents of register A from the contents of 
the ACC. register, placing the difference i n the ACC. register. 
Timing 
Function. 
Time. Operation. 
F.15 K i B i Transfer the contents of the ACC. register to register B v i a 0R.1 and G.3. 
F.l K A Reset the ACC. register v i a OR. 5. 
F.27 K1 B2 Gate false side of each bistable i n register A to the adder v i a 0R.1 and G.3. 
F.17 K i V Gate the contents of register B to the adder v i a OR.3 and G.5. 
F.18 K 1 B 2 Gate the sum outputs of the adder to the ACC. register v i a OR.3 and G.7. 
F.9 K1 B10 Apply pulse to i n s t r u c t i o n counter. 
F.10 K 1 B 1 1 Reset timebase. 
F . l l K 1 B 1 1 Reset EXECUTE bistable. 
Machine Instr u c t i o n 1 ^ Code 1011. 
I f the contents of the modifier register are positive take 
the next i n s t r u c t i o n from location p, otherwise take the 
next i n s t r u c t i o n i n sequence. 
Timing 
Function. 
lime. Operation. 
F.28 K A I f the contents of the modifier register are p o s i t i v e , reset i n s t r u c t i o n counter. 
F.29 K1 B2 I f the contents of the modifier register are p o s i t i v e , transfer the contents of 
the control register ( b i t s 6 to 11) to 
in s t r u c t i o n counter v i a G.12. 
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F.9 K, B n o I f the contents of the modifier register are not positive,;apply pulse to 
in s t r u c t i o n counter. 
F.10 K, B 1 101 Reset timebase. 
F . l l K, B 1~11 Reset EXECUTE bistable. 
Machine In s t r u c t i o n I 12 Code 1100. 
I t i s proposed that t h i s i n s t r u c t i o n be reserved for 
reading i n data and instructions. When t h i s i n s t r u c t i o n 
appears i n the control register the timebase w i l l be turned 
o f f and the information transferred from a tape or card 
reader by means of pulses generated to synchronise with the 
input devices. I n i t i a l l y data input w i l l be under manual 
control and the in t e r f a c i n g of input devices may be dealt 
with as a future project. The minor operations associated 
with t h i s i n s t r u c t i o n are therefore not specified. 
Machine In s t r u c t i o n I , - . Code 1101. ±2 
I f the contents of the ACC. register are p o s i t i v e , take 
the next i n s t r u c t i o n from location p, otherwise take the 
next i n s t r u c t i o n i n sequence. 
Timing Time. Operation. 
Function. 
F.28 I f false side of stage 12 of the ACC. register 
i s 1, reset i n s t r u c t i o n counter. 
F.29 K, B I f false side of stage 12 of the ACC. register i s 1, transfer the contents of the.control 
register ( b i t s 6 to l l ) to the i n s t r u c t i o n 
counter v i a G.12. 
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F.9 K n B io I f f a l s e s i d e o f stage 12 of the ACC. 
register i s 0 apply pulse to in s t r u c t i o n 
counter. 
F.10 K1B11 Reset timebase. 
F . l l K1B11 Reset EXECUTE bistable. 
Machine Inst r u c t i o n 1^ Code 1110. 
Stop. 
Timing Time. 
Function. 
Operation. 
F.10 K 1B 1 1 Reset timebase. 
F . l l K1B11 Reset EXECUTE bistable. 
F.52 K A l Reset START bistable. 
Machine Instruc t i o n I , , - Code 1111. 
±0 
Load modifier register with the number n. 
Timing 
Function 
Time. 
• 
Operation. 
F.31 Reset modifier register. 
F.32 K1B2 Transfer the contents of the contro register ( b i t s 6 to 11) to the modi 
register viacG .13. 
F.9 Apply pulse to i n s t r u c t i o n counter. 
F.10 Reset timebase. 
F . l l Reset EXECUTE bistable. 
The timing chart (A), Fig. 17, conveniently summarizes 
the information given i n the order code. 
TIMING CHART (A) 
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I t w i l l be apparent from the order code, that some timing 
functions are associated with more than one i n s t r u c t i o n . The 
Boolean expressions for these timing functions must therefore 
combine a number of terms i n an OR configuration. I t i s 
convenient to include i n these expressions an additional term, 
•student 1 ( St.25 )» to meet the requirements for S t a n d s t i l l 
operation which were given i n Section 4.9• The expression for 
the timing pulse F.25 i s given here to i l l u s t r a t e the method. 
F.25 = W i A ^ C L 1 0 + IgKiB-C L 1 0 t l 8 ^ B i o C L l o + St.25 
The terms for each of the timing pulses are deduced from 
the order code and from a consideration of the timing chart (B), 
"5" 
Fig. 18. 
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CHAPTER VI 
DETAILED CIRCUIT DESIGN. 
Because of the decision to use one p a r t i c u l a r family of 
integrated c i r c u i t logic elements to construct the computer, 
i t was necessary to prepare detailed logic diagrams. This 
was done using the block schematics, Fig.13 and Fig.14, the 
order code, Section 5.6, and the specification of the chosen 
family of logic elements. The choice and characteristics of 
the elements are discussed i n Section 6.1 of the present 
Chapter. The remaining sections deal with the methods 
employed to meet the specification of Section 5.1 i n the 
l i g h t of the overall operation described l a t e r i n Chapter 5. 
The conventional practice of making continued reference to 
the logic schematics i s adopted i n presenting the discussion 
of the detailed c i r c u i t design. 
6.1 Choice of Integrated C i r c u i t s . 
6.1.1 Practical Considerations. 
I t was established, i n Section 2.4, that integrated 
c i r c u i t elements must be employed, so that the equipment 
should be characteristic of modern computing techniques 
and also that i t should not be out-dated before completion. 
In deciding which family of integrated c i r c u i t elements to 
employ i t was necessary to examine those which were currently 
available, i n terms of cost, method of assembly and t h e i r 
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long term development. 
Before attempting the actual c i r c u i t design, a cost 
estimate was made of the elements required to construct a 
twelve b i t s h i f t register and i t s associated loading and 
output gates. This estimate was based on the price per 
logic element, even though some logic blocks contain more 
than one element. The cheapest suitable range from each 
manufacturer was selected and used i n the estimate. 
The following estimate was completed i n A p r i l 1967. 
( i ) S.G.S. Fa i r c h i l d - RTuL ) 900 series. 
12 o f f , type 926, J-K bistable @ 36/7 £22-00-00 
24 o f f , type 910, two-input gate @:.19/6 £23-08-00 
£45-08-00 
( i i ) Ferranti - ZSS - 130 series. 
12 o f f , type ZSS131B bistable 0 54/6 £32-14-00 
24 o f f , type ZSS133B two-input gate @ 34/3 £40-00-00 
£72-14-00 
( i i i ) Texas Instruments - T.T.L. - 74N series. 
12 o f f , type SN7474N, bistable 0 27/- £16-04-00 
24 o f f , type SN7400N, two-input gate O 9/3 £11-02-00 
£27-06-00 
( i v ) Motorola - R.T.L. - MC700P series. 
12 o f f , type MC790P bistable 0 10/10^ £6-10-06 
24 o f f , type MC717P two-input gate @ 5/l£ £6-03-00 
£12-13-06 
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I t was obvious, from the results of t h i s estimate, 
that the choice lay between the Texas Instrument 74N series 
and the Motorola MC700P series. The dual-in-line encapsula-
t i o n i n both cases was a t t r a c t i v e , because i t permitted the 
use of double-sided printed c i r c u i t boards. This l a t t e r 
point was most important; i t was agreed that double-sided 
boards were w i t h i n the manufacturing c a p a b i l i t i e s of the 
univ e r s i t y workshops; whereas the use of the T-05 encapsula-
t i o n i n either the S.G.S. Fa i r c h i l d or Ferranti range would 
have necessitated the 'outside' manufacture of multi-layer 
printed c i r c u i t s . I t was predicted by senior members of the 
department, that future development e f f o r t of integrated 
c i r c u i t s would probably be concentrated on T.T.L. devices, 
so that the range of available logic elements would be 
l i k e l y to increase. I t was also predicted that considerable 
price reductions would follow. I n choosing the Texas 
Instrument 74N series, due consideration was given to loading 
requirements, delivery dates and the a v a i l a b i l i t y , or 
otherwise, of application notes and specifications. I t w i l l 
be noted that the continued development of the 74 N series 
has already led the manufacturer to introduce two cheaper 
ranges, the System 11 and Series 10. As these ranges are 
compatible with the 74N series, they have been used where 
appropriate with a saving i n cost. 
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6.1.2 Texas Instruments 74N Series. 
I t i s appropriate to summarize the main characteristics 
of t h i s range, and to l i s t those elements which have been 
used i n the design and construction of the computer. The 
NAND gate i s used as the basic function of t h i s series of 
tran s i s t o r - tran s i s t o r - logic elements. The high fan-out 
cap a b i l i t y (ten) i s due largely to the use of the multiple 
emitter input t r a n s i s t o r , which also accounts for the low 
propagation delay ( t y p i c a l l y 13nS per gate). The power 
dissipation associated with each gate i s specified as lOmW 
with a 50$ duty cycle, when operated from the specified 
two wire 5 v o l t supply. The logic levels used in.the 74N 
series are specified as :-
Input; logic 1 >2v ; logic 0 <T 0.8v. 
Output; logic 1^> 2.8v; logic 0 *C 0.4v. 
The d.c. noise margin i s specified as 1 v o l t . 
The output impedences of the basic gate are quoted as 
12 ohms for the logic 0 state and 70 ohms for the logic 1 
state. The more detailed specifications for the more complex 
elements are given i n Ref. 16. 
The elements used i n t h i s equipment are as follows. I n 
certain cases i t was convenient tonemploy elements from the 
cheaper series 10 range. 
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7400N — •Quadruple two input NAND. 
7410N — 'Triple three input NAND. 
7420N — Dual four input NAND. 
743 ON — Single eight input NAND. 
7440N — Dual four input NAND (power). 
7402N — Quadruple two input NOR. 
7451W — Dual EXCLUSIVE OR. 
7474N — Dual type D bistable. 
7476N — Dual type J-K bistable. 
7480N — Single binary f u l l adder. 
7483N — Quadruple binary f u l l adder. 
7490N — Single decade counter. 
6.2 Detailed Design of the Arithmetic Unit. 
This section deals with the detailed design of the 
various parts of the arithmetic u n i t showing how the require-
-ments are met i n terms of logic.elements which w i l l be 
realised i n practice with 74N series integrated c i r c u i t s . 
6.2.1 The Accumulator Register. 
An accumulator, according to B.S. 3527 (17), w i l l 
automatically add an incoming number to i t s present contents 
and store the sum i n the accumulator. I t w i l l be appreciated 
that a number of minor commands are required to achieve t h i s 
operation. I n t h i s computer the accumulator, or the ACC. 
register as i t conveniently referred t o , i s much less 
sophisticated i n i t s operation. 
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The general requirements for the ACC. register are : 
( i ) Left s h i f t i n g f a c i l i t i e s between stages 1 and 11. 
( i i ) P a r a l l e l entry from either the core buffer register 
or the sum outputs of the p a r a l l e l adder. 
( i i i ) Overall reset to zero. 
( i v ) P a r a l l e l transfer of the contents of the register to 
the core buffer register. 
$v) Serial entry from the register M during the d i v i s i o n 
i n s t r u c t i o n I g . 
The register i s formed using twelve Type D bistabler. 
elements. The logic schematic, Fig. 19, shows the Q output 
of each bistable connected to the D input of the stage of 
immediate higher order. , With t h i s arrangement, the positive 
going timing pulse, F.25, applied simultaneously to the C 
input of each bistable, causes the contents of the register 
to be sh i f t e d one place l e f t . The expression f o r the timing 
pulse F.25, derived from a consideration of the timing chart 
Fig. 18, i s given by: 
F.25 = I 8.K 1.B 1.ACC 1 1.C L 1 0 •»- I g .B^  .C L 1 0 ^ ^ • B 1 0' CL10 
+• St.25 
(See Figs. 27, 26, 22, 21.) 
Par a l l e l entry from two sources i s achieved using the 
twelve EXCLUSIVE-OR gates shown i n Fig. 20. The output of e 
each of these gates i s d i r e c t l y coupled to the appropriate 
pre-set input of the bistables comprising the ACC. register. 
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The EXCLUSIVE-OR gatesis convenient, as i t provides the 
negative going output pulse when either of the two pairs of 
inputs are at logic 1. The timing pulse F.18, used to transfer 
the sum outputs of the adder to the AGC. register i s derived 
using the gating c i r c u i t r y shown i n Fig. 24. The timing 
pulse F.18 i s given by: 
F.18 = I 5.K 1.B 2.C L +• I 1 0.K 1.B 2.C L + Ig.lKB^B^+B.^) 
I 7 " " l f ^ i 1 " K 2 ( B 2 + B 5 + V" B11 * + *3 'B2^  C L + s * • 1 8 • 
The timing pulse required to transfer the contents of the 
core buffer register to the ACC. register i s given by: 
F.7 = IfiK,*BQ-CT + St .7. 
0 1 9 L (See Fig.24.) 
The transfer of the contents of the ACC. register to 
the core memory u n i t i s effected by applying the timing 
pulse.F.19 to the commoned inputs of the twelve NAND gates 
associated with the Q output of each bistable. The output 
of each of these gates i s connected to the corresponding pre-
set inputs of the bistables which form the core buffer 
re g i s t e r . The positive going timing pulse F.19 i s given by: 
F.19 = I 4.K 1.B g.C L + St.19 
(See Fig.24.) 
Whenever p a r a l l e l entry i n t o the register i s required 
i t i s necessary that the register be reset to zero before 
the application of either timing pulse F.18 or F.7. 
Resetting i s done by applying the negative going timing 
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pulse F.l to the pre-clear input of each bistable element. 
The expression f o r t h i s pulse involves f i v e d i f f e r e n t 
machine instructions and i s : 
F.l = I^.K-^ .B^ .C^ + I^.K-^.B^.G-^ + I^Q.K^.B^.G^ 
C 7 M 1 (WKg> ( B i + V ^ ^ I O ^ V l o C 
E 8 f ± 8 D < B 2 + B 6 + B i o ) + K 3 - B 9 cL-+ S t . l 
(See Fig.24) 
The s e r i a l entry of the quotient from the register M 
i s achieved by applying the signal to the D input of 
stage 1 i n the ACC. register. I n order to transfer the 
quotient at the end of the d i v i s i o n operation the function 
IQK^B^CJ^Q , which consists of ten pulses, i s applied to 
the C inputs of the ACC. register and register M. Also 
during t h i s time, the 'Q output of stage 1 i n register M 
i s applied to the D input of stage 1 i n the ACC. register. 
This i s done using two NAND gates, Fig. 21, which produce 
the function ^M^. During a l l other instructions t h i s D 
input i s held at the logic 0 l e v e l . The function 
*8^3B10^L10 i s included i n the expressions for timing 
pulses F.23 and F.25. 
6.2.2 Register B. 
During arithmetic operations involving the adder, i t i s 
necessary to employ the temporary register B to store the 
contents of the ACC. register, so that t h i s register may be 
reset p r i o r to the p a r a l l e l entry of the sum outputs of the 
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adder. The register B, Fig*19, comprises twelve Type D 
bistable elements, with no provision for s h i f t i n g . Entry of 
data from the ACC. register i s effected by the application 
of timing pulse F.15 simultaneously to a l l stages i n the 
register B. The D inputs of register B are d i r e c t l y 
connected to the <Q outputs of the corresponding stages of 
the ACC. register. The timing pulse F.15, which i s applied 
to the C inputs of register B, i s defined by: 
F.15 = I ^ . K ^ . C J J + I ^ K ^ J C B ^ B ^ + B ^ J + K ^ . B ^ C L P 
+ I 8 D . C Y ( B 2 + B 6 + B 1 0 ) C L p + I ^ . K ^ . C ^ + I 1 0 . K i . B l - C L P 
4-St.15. 
(See Fig.24.) 
The only occasion-ion which i t i s necessary to reset the 
register B i s to form the f i r s t sub-product at the beginning 
of the i n s t r u c t i o n 'Multiply'. This i s done by applying the 
negative going timing pulse F.2 simultaneously to the pre-
-clear inputs of each stage. The equation defining the pulse 
F.2 i s given by: 
7 1 2 I p (See Fig.26.) 
6.2.5 Register A. 
From a consideration of the block schematic,Fig.14, i t 
i s evident that register A acts as an a u x i l l i a r y store buffer 
re g i s t e r . This i s necessary to demonstrate arithmetic proc-
-esses independently of the Control and Memory sections of 
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the machine. The r e g i s t e r i s required to have the 
following f a c i l i t i e s : 
( i ) O v e r a l l r e s e t to zero. 
( i i ) P a r a l l e l input from core b u f f e r r e g i s t e r . 
( i i i ) L e f t s h i f t operation. 
( i v ) Right s h i f t operation during the ' D i v i s i o n ' i n s t r u c t i o n . 
Fig.20 shows how twelve Type D b i s t a b l e s are connected to 
form the s h i f t i n g r e g i s t e r A. 
The r e g i s t e r i s r e s e t by applying the negative going 
pulse F.13 simultaneously to the p r e - c l e a r inputs of each 
b i s t a b l e . The equation d e f i n i n g the operation of pulse F.13 
i s given bys 
O f = I 1 . K 1 . B 2 . C L +- St.13 
(See Fig.26.) 
A f t e r ensuring that the r e g i s t e r i s r e s e t to zero, the 
contents of the core b u f f e r r e g i s t e r may be t r a n s f e r r e d to 
appropriate stages of the r e g i s t e r A by applying the p o s i t i v e 
going timing p u l s e F.14 simultaneously to one input of each 
of the N&ND gates l i n k i n g the core b u f f e r r e g i s t e r to the 
p r e - s e t i n p u t s . Those gates which have a l o g i c 1 input, 
from the core b u f f e r r e g i s t e r , change t h e i r output from 
l o g i c l l to l o g i c 0 when the pulse F.14 i s a p p l i e d . T h i s 
change, a p p l i e d to the p r e - s e t input of a Type D b i s t a b l e , 
causes the Q output to have the l o g i c 1 v a l u e . The expression 
d e f i n i n g the timing pulse F.14 i s given by: 
F.14 = I ^ . B g . ^ + St.14. ( S e e F i g . 2 4 . ) 
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The l e f t s h i f t operation i s c o n t r o l l e d by the timing 
p u l s e F . 2 4 , which i s applied to the C input of each stage 
i n the r e g i s t e r . I t w i l l be noted that during the d i v i s i o n 
operation the contents of the r e g i s t e r must be moved one 
p l a c e r i g h t . T h i s i s achieved by gating the true output o~ 
of stage 1 1 and the Q output of the DIVIDE b i s t a b l e to the 
D input of stage 1 . By applying ten s h i f t l e f t p u l s e s to the 
C l i n e the contents of the r e g i s t e r are e f f e c t i v e l y moved 
one pla c e r i g h t . The expression f o r timing pulse F . 2 4 i s : 
F . 2 4 - I y.|B 0(K 2+K 5)H-(B 3+B 6+^)K 1 J c L 
^ ^ ^ ( B ^ B g J i - ( K 2 H - K 3 ) ( B 1 + B 5 4 - B g ) J c L 1 0 +- S t . 2 4 . 
(See F i g . 2 6 . ) 
An a d d i t i o n a l input to the gate c o n t r o l l i n g the pulse 
F . 2 4 i s required to deal with the alignment of the operands 
at the s t a r t of the d i v i s i o n operation. I t i s necessary to 
s h i f t the contents of both r e g i s t e r s A and ACC. l e f t , u n t i l 
t h e i r most s i g n i f i c a n t one d i g i t s are i n p o s i t i o n 1 1 . These 
p u l s e s are derived by using the gating c i r c u i t r y shown i n 
F i g . 2 1 . The d i f f e r e n c e i n the number of p u l s e s required to 
a l i g n the operands i s gated to the ' 4 b i t count 1, which 
during K^B^ time i s arranged to count up from the r e s e t s t a t e 
of 0 0 0 1 . During the d i v i s i o n operation, timing pulse F . 2 6 
i s applied to the counter to reduce the contents to zero. 
V/hen the ' 4 b i t count' shows zero, the DIVIDE b i s t a b l e i s 
r e s e t , s i g n a l l i n g the end of the d i v i s i o n operation. See F i g . 2 7 . 
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6.2.4 R e g i s t e r M. 
The twelve stage r e g i s t e r M i s required to s t o r e the 
m u l t i p l i e r during the i n s t r u c t i o n 1^ and the quotient during 
the i n s t r u c t i o n I g . I t must be capable of: 
( i ) O v e r a l l r e s e t to zero. 
( i i ) P a r a l l e l entry of data from the core b u f f e r r e g i s t e r . 
( i i i ) Right s h i f t operation. 
( i v ) S e r i a l entry i n t o p o s i t i o n 10. 
The general arrangement of the twelve Type D b i s t a b l e s 
which are used i n t h i s r e g i s t e r , i s shown i n Fig.21. From 
a c o n s i d e r a t i o n of the order code, i t i s evident that the 
r e g i s t e r must be r e s e t to zero before the m u l t i p l i e r i s 
entered and before the f i r s t d i g i t of the quotient i s entered. 
The negative going timing pulse F.20 i s applied to the p r e -
- c l e a r input of each stage to provide the o v e r a l l r e s e t 
f a c i l i t y . T h i s pulse i s defined by: 
F720 = I 5 . K 1 . B 2 . C L + I 8 . K 1 . B 2 . C L +• St.20. 
(See Fig.26.) 
P a r a l l e l loading from the core b u f f e r r e g i s t e r i s 
achieved u s i n g the twelve NAND gates which are connected to 
the corresponding.pre-set inputs of the r e g i s t e r . The p o s i t i v e 
going timing pulse F.21 i s applied to one input of the g a t e s . 
The outputs from these gates, which al r e a d y have a l o g i c 1 
ap p l i e d from the core b u f f e r r e g i s t e r , change from l o g i c 1 to 
l o g i c 0. T h i s negative going edge at the p r e - s e t input 
causes the Q output of the b i s t a b l e to be i n the l o g i c 1 s t a t e 
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The timing pulse F.21 i s given by: 
F.21 = I 5 . K 1 . B g . C L + St.21. 
(See Fig.24.) 
The r i g h t s h i f t operation i s achieved by connecting the 
Q output of each stage, Mx, to the D input of the stage of 
immediate lower order, Mx_]_» T ^ e s h i f t pulse F.23 i s applied 
to each of the C inputs i n the r e g i s t e r . The expression f o r 
t h i s pulse i s : 
F.23 - I ? (Kjt K 2 ) ( B 5 + B 6 + B g ) + ( K 2 + K 3 ) B Q C L 
^ ( B j + B g ) n - C K ^ X B ^ B ^ B g ) C L 
+ I8-S*B10'CL10 + S t ' 2 5 -
(See Fig.26.) 
The three N&ND gates connected between the Q output of 
stage 11 and the D input of stage 10, Fig.21, are required 
to ensure t h a ^ during the d i v i s i o n operation, the quotient 
d i g i t s , derived from the CARRY b i s t a b l e , are entered s e r i a l l y 
i n t o stage 10 of the r e g i s t e r . 
When the m u l t i p l y i n s t r u c t i o n i s being executed, the 
a d d i t i o n of the m u l t i p l i c a n d to the sub-products i s condition-
- a l upon the s t a t e of the l e a s t s i g n i f i c a n t stage M.^. The 
p r e p o s i t i o n I^M^ i s derived u s i n g the two NAND gates, shown 
i n Fig.21, and i s used to generate some of the timing p u l s e s 
a s s o c i a t e d with i n s t r u c t i o n 1^. 
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6.2.5 t;The P a r a l l e l Adder. 
Three four b i t f u l l adders, Type 7483N, form the b a s i c 
p a r a l l e l adder. Fig.7 g i v e s the l o g i c c i r c u i t f o r each of the 
four adders incorporated i n the 7483N package, and Fig.20 
shows t h e i r general arrangement i n r e l a t i o n to the other 
r e g i s t e r s i n the a r i t h m e t i c s e c t i o n . Whenever the adder i s 
used, the two operands are temporarily stored i n the r e g i s t e r s 
A and B, with the ACG. r e g i s t e r and ready to accept the sum 
outputs. The c i r c u i t r y l i n k i n g the r e g i s t e r s A and B to the 
adder i s arranged so that e i t h e r the Q or Q outputs of e i t h e r 
r e g i s t e r may be applied to the adder simultaneously. (See 
F i g . 2 8 . ) . The c o n d i t i ons a s s o c i a t e d with the inputs to each 
stage n a r e : 
X n = A n * F 1 6 V F 2 7 
Y n = Bn-Fl7 + V*52 
These conditions are s a t i s f i e d u s i n g the three two-input NAND 
gates to l i n k the outputs of the r e g i s t e r s A and B to the 
corresponding inputs of the adder. The equations d e f i n i n g 
the operation of the timing p u l s e s F.16, F.17 and F.27 a r e : 
F.16 = I^.K^Bg-h ^.Mj^^K^ K 2)(B 2-+B 5+B 8-tB n) + ( K 3 .B2)J + St .16 
F.17 = I j . ^ . B g . + I 7 . ^ ( K 1 + K 2 ) ( B 2 + B 5 T B 8 + B 1 1 ) +(K^.B2)j 
+ I8.D(B^+B7-»-B11) •+ I 1 0 - K i » B 2 + S t * 1 ? * 
F.27 = I 1 0 . K 1 . B 2 + I 8 . D ( B 5 + B 7 + B 1 1 ) + St.27. 
(See Fig.24.) 
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I t w i l l be noted that the operands are applied to the adder 
for the whole of one b i t time. The timing p u l s e F.18 occurs 
at the end of the b i t time and i s used to t r a n s f e r the sum 
outputs of the adder to the ACC. r e g i s t e r . (Sec. 6.2.1.-). 
T h i s delay allows s u f f i c i e n t time for the c a r r y to propagate 
the adder twice. I t i s estimated that the t o t a l c a r r y 
propagation time should not exceed 5,uS. Fig.29 shows the 
r e l a t i o n s h i p between the timing p u l s e s F.16, F.17 and F.18. 
I t i s necessary to define the c a r r y input conditions to 
the f i r s t stage of the p a r a l l e l adder, when i t i s used f o r 
s u b t r a c t i o n and d i v i s i o n . For the s u b t r a c t i o n i n s t r u c t i o n 
I ^ Q , an end-around-carry i s r e q u i r e d while f o r the d i v i s i o n 
i n s t r u c t i o n Ig the c a r r y - i n of the f i r s t stage i s held at the 
l o g i c one s t a t e s i n c e only p o s i t i v e remainders are used. T h i s 
i s an important point because i f an end-around-carry were used 
i n the t r i a l s u b t r a c t i o n s of the d i v i s i o n operation, the 
s u c c e s s f u l s u b t r a c t i o n which g i v e s a remainder of zero would 
have a zero c a r r y - o u t . Thus a 0 would be entered i n t o the 
quotient i n s t e a d of a 1. The expression d e f i n i n g the c a r r y 
input to the f i r s t stage i s : 
C i n a I l O - C o u t + V D 
(See Fig.27.) 
Owing to the p h y s i c a l layout of the Type 7483N u n i t , i t 
i s not p o s s i b l e to obtain the c a r r y s i g n a l from stage 11. 
The c o r r e c t carry-out i s however obtained from stage 12, by 
applying a l o g i c 1 s i g n a l to the X and Y inputs of stage 12. 
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6.2.6 Miscellaneous S p e c i a l C i r c u i t s . 
The '4 h i t count' r e f e r r e d to i n S e c t i o n 6.2.3 i s a 
synchronous up-down counter employing four J-K b i s t a b l e 
elements. The up-down c o n t r o l i s achieved by arranging that 
e i t h e r the Q output or Q output d i r e c t s the clock p u l s e to 
the succeeding stage. The l o g i c schematic of t h i s c i r c u i t 
i s shown i n Fig.2 1 . The counter i s used only during the 
div i d e i n s t r u c t i o n I g . During time, the counter i s 
r e s e t to 0001. During K^B^ time, the counter i s s e t to 
count up, the necessary c l o c k p u l s e s are derived from the 
operand alignment p u l s e s . The true output of the DIVIDE 
b i s t a b l e , ^-D, i s used to c o n t r o l the down count and the 
p u l s e s r e q u i r e d to achieve t h i s are given by function F.26: 
F.26 = IgD^CBg+Bg) + (K 2*.K 3)(B 1+B 5+B g ) j c L 
^ (See Fig.26.) 
Determination of the s i g n d i g i t f o r both the m u l t i p l y 
and d i v i d e i n s t r u c t i o n s i s achieved u s i n g the ga t i n g c i r c u i t r y 
shown i n Fig.2 1 . Four three-input N&ND gates are required 
to accept the inputs from the sign d i g i t ( b i t 12) of r e g i s t e r s 
A, JkCC. and M. These s i g n a l s are gated with the s i g n a l s f o r 
i n s t r u c t i o n s 1^ and I g to give the c o r r e c t determination of 
the sign d i g i t . The expression f o r the s i g n d i g i t of e i t h e r 
product or quotient, which i s appli e d to the D input of stage 
twelve of the ACC. r e g i s t e r , i s given by: 
D A C C l 0 = I 7 " l 2 * 1 2 + I 7 A " l 2 M 1 2 +
 + V00!^' 
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The timing pulse F.22 i s used to enter the s i g n i n t o stage 
12 and i s defined by: 
F.22 • I y . K ^ . B ^ . C ^ + I g . K ^ . B ^ . C ^ - I - I - ^ Q . K ^ . B 2 »C ^ 
(See Figs.27, 26) 
The CARRY b i s t a b l e , Fig.27, i s necessary i n order to 
have temporary storage of the carry-out during the d i v i s i o n 
i n s t r u c t i o n . The b i s t a b l e i s r e s e t at the s t a r t of the 
d i v i s i o n operation by the a p p l i c a t i o n of a negative going 
p u l s e , Ig.K^.Bg.Cj.. The timing pulse F.18, used to t r a n s f e r 
the sum to the ACC. r e g i s t e r , i s a l s o applied to the C input 
of the CARRY b i s t a b l e . Thus the Q output of the b i s t a b l e 
w i l l r e f l e c t i t s D input s t a t e , which i s d i r e c t l y connected 
to the carry-out of the p a r a l l e l adder. 
6.3 d e t a i l e d Design of the Control Unit. 
I n t h i s s e c t i o n the d e t a i l e d design of the p a r t s of the 
c o n t r o l u n i t w i l l be considered. 
6.3.1 The Control R e g i s t e r . 
The c o n t r o l r e g i s t e r i s used to s t o r e the machine 
i n s t r u c t i o n during execution time. The i n s t r u c t i o n i s 
entered s e r i a l l y from the tape s t o r e during KQ time and i s 
given out i n p a r a l l e l when required. 
The twelve Type D b i s t a b l e s are connected to form a 
s h i f t r i g h t r e g i s t e r , the l o g i c diagram being shown i n Fig.22, 
The s h i f t c o n t r o l l i n e i s separated, stages 1 to 5 being 
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c o n t r o l l e d from timing pulse F.3, and stages 6 to 12 from 
timing pulse F.3X. T h i s separation i s necessary because 
the sum output of the s i n g l e - b i t adder may be required to be 
entered s e r i a l l y i n t o stages 6 to 11 during ^ time for those 
i n s t r u c t i o n s a s s o c i a t e d with operand address m o d i f i c a t i o n . 
The three two-input NMD gates a s s o c i a t e d with the D input 
of stage 6 are.used to l i n k e i t h e r the output from stage 5, 
during K Q time, or the output from the adder, during time. 
The s h i f t p u l s e s F.3 and F.3X are defined by: 
F.3 = K 0 . C L p + St.3 
F.3X - K 0 . C L p + G R S ^ C l o + I ^ + I g J C B ^ B ^ B j + B ^ + B g ) ^ 
+ St.3 
(See Fig.25.) 
6.3.2 The Modifier R e g i s t e r . 
The s i x - s t a g e modifier r e g i s t e r must be capable of: 
( i ) P a r a l l e l entry from stages 6 to 11 of the c o n t r o l 
r e g i s t e r . 
( i i ) O v e r a l l r e s e t to zero. 
( i i i ) Binary counting. 
I n order to meet the p a r a l l e l entry and counting 
requirements, Type J7K b i s t a b l e s are employed. The c h a r a c t -
e r i s t i c equation for an n stage r e v e r s i b l e counter i s 
% i t _ 1 = Qn.Qn-1 ®1' CL 
I t was decided to employ the r i p p l e through technique 
i n ordervto minimise gating requirements. The l o g i c schematic 
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Fig.2>l, shows the general arrangement, with the output of 
each stage connected to the C input of the stage of immediate 
higher order. The count p u l s e s are applied to the C input of 
stage one usi n g the timing pulse F.12. The equation f o r 
t h i s timing pulse i s : 
•p n p -r- (Mod +Mod-t-Mod + Mod +Mdd +Mod ) ( l -t-I +1 +1 )-CR5.K.B * , ± < 2 U L .1 2 3 4 5 6 . .0 .1 .4 5 1 10 
The c i r c u i t used to obtain the f i r s t p a r t of the expression 
i n v o l v e s the use of the si-x-rinput NMD gate, Fig.22, the 
inputs to which are connected to the Q output of each stage 
i n the counter. The gating c i r c u i t r y a s s o c i a t e d with the 
remainder of the equation i s shown i n Fig.25» 
The r e g i s t e r i s r e s e t by applying the negative going 
timing pulse F.31 to a l l p r e - c l e a r inputs simultaneously. 
T h i s pulse i s defined by: 
F.31 = I 1 5 . K 1 . B 1 . C L . 
(See Fig.26.) 
With the r e g i s t e r r e s e t , the data stored i n the c o n t r o l 
r e g i s t e r ( b i t s 6 to 11) i s t r a n s f e r r e d to the modifier 
r e g i s t e r by the timing pulse F.32. T h i s pulse i s applied 
to one input of each of the s i x two-input NAND gates which 
l i n k the Q outputs of the c o n t r o l r e g i s t e r to the correspond-
i n g p r e - s e t inputs of the modifier r e g i s t e r . Timing pulse 
F.32 i s given by: 
F.32 - I 1 5 . K 1 . B 2 . C L •+ St.32 
(See Fig.26) 
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The m o d i f i c a t i o n of the operand address i s c a r r i e d out 
during time of those i n s t r u c t i o n s d e aling with t r a n s f e r 
of operands between the Memory and Arithmetic s e c t i o n s . The 
staate of stage 5 of the c o n t r o l r e g i s t e r determines whether 
or not address modification i s r e q u i r e d . The operation i s 
executed s e r i a l l y by applying the contents of the c o n t r o l 
r e g i s t e r ( b i t s 6 to 1 1 ) and the contents of the modifier 
r e g i s t e r to the s i n g l e stage modifier adder. The sum output 
of t h i s adder i s returned to the c o n t r o l r e g i s t e r v i a stage 6 . 
The s i x two-input NAND gates, F i g . 2 2 , and the timing p u l s e s 
F . 4 0 F . 4 5 are used to t r a n s f e r the Q outputs of the 
modifier r e g i s t e r to modifier adder. The timing p u l s e s 
F . 4 0 F . 4 5 are defined by: 
The timing pulse F . 3 X i s used to s h i f t the contents of 
the c o n t r o l r e g i s t e r r i g h t . T his ensures that the c o r r e c t 
order of t h e v c o n t r o l r e g i s t e r i s applied to the modifier adder 
and that the sum output of t h i s adder i s s e r i a l l y entered 
i n t o stage 6 of the c o n t r o l r e g i s t e r . As s e r i a l a d d i t i o n 
i s employed, the c a r r y storage b i s t a b l e C m i s r e q u i r e d . The 
b i s t a b l e C m i s pre-f-set by the negative going edge of the 
p u l s e BQ before the a d d i t i o n process commences. The c a r r y -
-out from the s i n g l e stage modifier adder i s entered i n t o the 
F . 4 4 = ^ ( I Q + I ^ + I J J B J 
F . 4 0 = K 1 ( I 0 + I 1 + I 4 + I 5 ) B 1 
F . 4 2 = K ^ I Q + I J + I ^ I ^ B -
F . 4 1 - K, (I«+I n+I i l+I I : ) B l x 0 1 4 5 ' 2 
F . 4 3 » ( I ^ + I - . + I . + I . j B 
1 * * 0 l " 4 5 ' 4 
F . 4 5 - K >,-*-! J B 
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c a r r y b i s t a b l e C m by the timing pulse F.3X. 
6.3.3 The Programme Counter. 
The programme, or i n s t r u c t i o n , counter s e c t i o n of the 
c o n t r o l u n i t i s s i m i l a r i n c o n s t r u c t i o n to the modifier 
r e g i s t e r . S i x J-K b i s t a b l e elements are arranged as a 
r i p p l e through binary counter. The count up p u l s e s , F.9, 
are applied to the C input of stage one at the end of every 
i n s t r u c t i o n . I f , however, a c o n d i t i o n a l jump i n s t r u c t i o n i s 
s p e c i f i e d and s a t i s f i e d , the count up pulse i s not applied 
and under these conditions the counter i s r e s e t and loaded 
with the address of the next i n s t r u c t i o n which i s stored i n 
the c o n t r o l r e g i s t e r ( b i t s 6 to 1 1 ) . The c i r c u i t r y 
a s s o c i a t e d with t h i s s e c t i o n of the c o n t r o l u n i t i s shown 
i n Fig.22, and i t i s s i m i l a r to that of the modifier r e g i s t e r , 
The counter i s r e s e t by the negative going timing pulse 
F.28, which i s given by: 
F.28 = K 1B 1^I 1 1(ModjfMod 2+Mod 5+Mod 4+Mod 5+Mod 6) + \ykQC12 
+ St.28 
(See Fig.25.) 
The p o s i t i v e going timing pulse F.29 i s used to t r a n s f e r 
the contents of the c o n t r o l r e g i s t e r ( b i t s 6 to l l ) to the 
programme counter. The expression f o r t h i s pulse i s : 
F.29 s K1B2^I11(Mod1tMod2+Mod5+Mod4+Mod5+Mod6) + I i j A C C - ^ C L 
+ St.29. 
(See Fig.25.) 
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The timing pulse F.9 i s given by: 
F.9 = KiBio [ X l l (Mod^Modg+Mo^-i-Mod^+Mbdj+Hodg) + \ - ^ ^ 1 2 
+ V ^ L p + .^oVW + St'9 
(See Fig.25.) 
6.3.4 Miscellaneous Control C i r c u i t s . 
On each occasion when the programme c a l l s f o r a t r a n s f e r 
of operands between the Memory and /Arithmetic u n i t s , i t i s 
necessary to gate the s i x - b i t operand address to the memory, 
so that the appropriate sense w i r e s may be energised. The 
code of the operand address, h e l d i n the c o n t r o l r e g i s t e r , 
i s gated to the memory during time by the a p p l i c a t i o n of 
the fun c t i o n F.37 to the commoned l i n e of the s i x two-input 
NANS gates, F i g . 2 2 . The timing pulse F.37 i s defined by: 
F.37 - K ^ I Q + I ^ + I ^ + St.37 
(See Fig.26.) 
Although the operand address i s a v a i l a b l e i n the memory 
for the whole of time, i t i s not used u n t i l the read and 
w r i t e p u l s e s are ap p l i e d during B_j and B 1 Q time r e s p e c t i v e l y . 
The expression d e f i n i n g the read p u l s e i s : 
F.6 = ( I 0 + I 1 - H 5 ) . K 1 . B 8 . C L + St.8 
The expression d e f i n i n g the timing pulse *".8, the w r i t e pulse, 
i s : 
F.8 = ( I 0 + I i + I 2 - + - I 5 ) K l - B l O - C L (See Fig.26.) 
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The i n s t r u c t i o n Ig s p e c i f i e s the l e f t s h i f t operation 
of the ACC. r e g i s t e r . During the execution of t h i s i n s t -
- r u c t i o n , stages 8 to 11 of the c o n t r o l r e g i s t e r s p e c i f y , 
i n code, the number of l e f t s h i f t p u l s e s to be applied to 
the ACC. r e g i s t e r . The s h i f t l e f t counter, shown i n Fig.22, 
employs fcwc J-K b i s t a b l e elements arranged as a binary 
counter. The counter i s r e s e t by the negative going timing 
p u l s e F.33, which i s simultaneously applied to the p r e - c l e a r 
inputs of each stage of the counter. Timing p u l s e F.33 i s 
given by: 
F.33 = Ig.^.BQ.Cj. ( g e e F I G # 2 6 . ) 
The contents of the c o n t r o l r e g i s t e r ( b i t s 8 to 11) are 
entered i n t o the s h i f t l e f t counter v i a the four, p a r a l l e l 
t r a n s f e r , two-input NAND gates, each of which i s c o n t r o l l e d 
by the timing pulse F.34. The expression f o r t h i s p ulse i s : 
F.34 = I g . ^ . B ^ + St.34. ( S E E F I G . 2 6 . ) 
A maximum of ten p u l s e s , F.35, may be app l i e d to s h i f t 
the contents of the ACC. r e g i s t e r l e f t . The number permitted 
to pass through to t h i s r e g i s t e r i s c o n t r o l l e d by the four-
-input NAND gate a s s o c i a t e d with the Q outputs of the s h i f t 
l e f t counter. The s h i f t p u l s e s , F.35, are appli e d to the 
counter u n t i l the contents i s 1111, when t h i s occurs the 
output of the four-input NAND gate f a l l s to zero thereby 
blocking f u r t h e r p u l s e s to both the counter and the ACC. 
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r e g i s t e r . The ti m i n g pulse F.35 i s given by: 
F.35 = Ig.^.B^.C^Q 
(See Fig.27.) 
6.4 Detailed Design of the Timebase and I n s t r u c t i o n 
Decode Sections. 
This Section deals w i t h the design of the c i r c u i t s f o r 
the basic f u n c t i o n s I,K,B and which are used t o generate 
a l l t h e . t i m i n g pulses. 
6.4.1 The I n s t r u c t i o n Decode. 
The s i x t e e n machine i n s t r u c t i o n s l i s t e d i n Section 5.5 
are decoded from the four most s i g n i f i c a n t stages of the 
c o n t r o l r e g i s t e r . I n order t o minimise g a t i n g c i r c u i t r y , the 
method shown i n Fig.23 was used i n preference t o e i t h e r a 
rectangular or pyramidal decoding network. This method 
involves decoding 'by p a i r s ' ; e.g. stages CB^ and CR^ are 
decoded t o produce four intermediate outputs, 
CR1.CR2 , CR^.CR2 , CR1.CR^ and CR^.CRj . 
S i m i l a r l y stages CR^ and CR^ are decoded t o produce 
intermediate outputs, 
CR^ .CR^  , CR^ .CR^  , CR^CR^ and CR^ .CR^  . 
The intermediate outputs are applied t o the inputs of sixt e e n 
two-input NOR gates t o complete the decoding. There are two 
advantages w i t h t h i s method, which are: 
( i ) The t o t a l number of gate inputs i s reduced from 64 t o 48. 
AI^S * * soiwet 
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( i i ) The loading on stages CR^  o f the c o n t r o l 
r e g i s t e r i s reduced from 16 t o 2. 
The expressions d e f i n i n g the si x t e e n machine i n s t r u c t -
-ions are l i s t e d below. For convenience the stages CR^, CR^, 
CR2 and CR^ are r e f e r r e d t o as A,B,C and D r e s p e c t i v e l y . The 
equation f o r I Q i s given i n f u l l t o show how the intermediate 
and f i n a l decoded outputs are derived using the combination 
of two-input NAND and two-input NOR elements. The other 
expressions are derived s i m i l a r l y . 
I Q = <.:<J.D A.B ) = A.B.C.D 
s i m i l a r l y : 
A.B.C.D ; I 2 = A.B.C.D ; h" A.B.C.D ; 
A.B.C.D ; A.B.C.D ; : I 6 " A.B.C.D" ; 
lr X.B.C.D I Q = A.B.C.D A.B.C.D ; 
ho i= A.B.C.D ; I l x = A.B.C.D ; I 1 2 - A.B.C.D 
hy = A.B.C.D ; I 1 4 = A.B.C.D* ; = A.B.C.D 
6.4.2 The Timebase. 
The requirements of the timebase, s p e c i f i e d i n Section 
5.3» may be met by e i t h e r o f two methods. The squre-wave 
s i g n a l derived from the tape s t o r e or from an i n t e r n a l 
o s c i l l a t o r , may be di v i d e d using b i n a r y counters, w i t h the 
outputs of the counters decoded t o give the required sequential 
b i t (B) and character (K) times. The second method involves 
the continued c i r c u l a t i o n of a 'unique 1 stage' using a 
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closed-loop s h i f t r e g i s t e r or r i n g counter. I n order t o 
minimise c i r c u i t components, i t was. decided t o employ a 
combination of these two methods. 
The fundamental square-wave s i g n a l , C J ^ Q , i s derived 
e i t h e r from the tape storage u n i t or from a 10Hz astable 
m u l t i v i b r a t o r . The l o g i c schematic, F i g . 2 3 , i l l u s t r a t e s the 
method used t o generate the four character times K Q , — K ^ , 
the twelve b i t times B Q , m a s * e r clock s i g n a l 
and the pre-clock s i g n a l The s i g n a l i s d i v i d e d 
by ten using a B.C.D Decade Counter Type 7 4 9 0 N , which i s 
connected as a ' d i v i d e - b y - f i v e ' followed by a 'divide-by-two' 
c i r c u i t . This i s done t o maintain an equal mark : space 
r a t i o at the output o f t h i s u n i t . The s i g n a l s ' d i v i d e - b y - f i v e ' 
1 divide-by-two', and are applied t o a three-input NAND 
gate, the output of which i s i n v e r t e d t o produce the master 
clock s i g n a l C^ . A s i m i l a r g a t i n g arrangement i s employed 
t o generate the pre-clock pulse 
The b i t time ( B ) generator consists of twelve Type D 
b i s t a b l e elements connected t o form a closed-loop s h i f t r i g h t 
r e g i s t e r . The s i n g l e 'one' d i g i t i s arranged t o be stored i n 
p o s i t i o n 1 1 during standby c o n d i t i o n s , t h i s i s done by 
connecting the pre-set input of t h i s stage t o the common reset 
l i n e . On the a p p l i c a t i o n of the i n v e r t e d *divide-by-ten 1 
s i g n a l t o the s h i f t c o n t r o l l i n e , the contents o f the r e g i s t e r 
are c i r c u l a t e d towards the r i g h t . Thus the s i n g l e d i g i t 
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i n i t i a l l y stored i n p o s i t i o n 11 moves s e q u e n t i a l l y through 
2. 
the r e g i s t e r . The Q and Q outputs from each stage are made 
a v a i l a b l e f o r use i n the t i m i n g f u n c t i o n generators. 
The character time (K) generator operates on a s i m i l a r 
p r i n c i p l e , using four Type D elements, arranged as a closed-
— l o o p s h i f t r i g h t r e g i s t e r . A s i n g l e 'one' d i g i t i s stored 
i n p o s i t i o n 3 during standby c o n d i t i o n s , t h i s i s done by 
connecting the pre-set input of t h i s stage t o the common 
reset l i n e . The s h i f t pulses f o r t h i s r e g i s t e r are obtained 
from stage B Q of the b i t time generator. Thus the s i n g l e 
'one' d i g i t i s c i r c u l a t e d r i g h t one p o s i t i o n on the a p p l i c a t -
i o n of the p o s i t i v e going edge of the B Q pulse. The t i m i n g 
pulse, F.10, i s used t o reset both K and B generators t o the 
standby c o n d i t i o n , K ^ B ^ , at the end of each i n s t r u c t i o n . 
This pulse i s defined by: 
O S = V B l l o G I ^ 7 + V + V B l l - C I p ( I 7 " , " I 8 ) + S t , 1 ° 
(See Fig.25.) 
Three b i s t a b l e elements, e n t i t l e d STMT, EXECUTE and 
MANUAL, Fig.27, are used t o c o n t r o l the a p p l i c a t i o n of the 
fundamental square-wave s i g n a l t o the timebase. With the 
mode se l e c t o r switch set t o 'FAST1 the START b i s t a b l e i s 
set by the manual operation o f the s t a r t push-button. On 
re c e i p t of the alignment s i g n a l , which i n d i c a t e s t h a t the 
next i n s t r u c t i o n t o be executed i s i n l i n e w i t h the tape 
head, the EXECUTE b i s t a b l e i s set. This allows the square 
- 1 0 5 -
wave s i g n a l , C L 1 Q , t o be gated through t o the timebase 
s e c t i o n . On completion o f an i n s t r u c t i o n the EXECUTE 
b i s t a b l e i s reset by the t i m i n g pulse F . l l . The g a t i n g 
requirements f o r the pulse F . l l were found to be the same as 
those used t o e s t a b l i s h the t i m i n g pulse F.10, the pulse 
FJ.0 i s th e r e f o r e used t o reset the EXECUTE b i s t a b l e . The 
timebase then r e s t s i n the standby c o n d i t i o n t o await the 
next alignment s i g n a l . 
With the mode s e l e c t o r switch set t o 'SLOW1, the 10Hz 
s i g n a l i s gated through t o the timebase when both thevSTART 
and EXECUTE b i s t a b l e s are se t . The START b i s t a b l e i s set at 
the beginning of a demonstration by manual operation of the 
'start'push-button. Manual operation of the 'execute' push-
button causes the EXECUTE b i s t a b l e t o be set and ailows the 
10Hz s i g n a l , C J ^ Q , through t o the itimebase. On completion 
of an i n s t r u c t i o n the EXECUTE b i s t a b l e i s reset i n the normal 
way. Under these c o n d i t i o n s the machine completes one 
i n s t r u c t i o n f o r each operation o f the 'execute' push-button. 
With the mode se l e c t o r switch set t o MANUAL the 10Hz 
s i g n a l i s gated w i t h the Q output of the MANUAL b i s t a b l e . 
A divide-by-ten c i r c u i t i s incorporated t o reset the MANUAL 
b i s t a b l e a f t e r ten pulses. .Under these c o n d i t i o n s each 
operation of the 'manual' push-button causes the timebase t o 
advance by one b i t (B) time. 
The START b i s t a b l e i s re s e t , e i t h e r by operation of the 
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*stop' push-button or by the t i m i n g pulse ^•^A-'^l'^ll'^'L 
which occurs at the end of the stop' i n s t r u c t i o n . 
6.5 The Timing Function Generators. 
The Boolean expressions d e f i n i n g each of the t i m i n g 
f u n c t i o n s have been given i n the Sections 6.2, 6.3 and 6.4 
d e a l i n g w i t h d e t a i l e d c i r c u i t design. The procedure adopted 
f o r determining the l o g i c c i r c u i t r y r equired t o generate these 
f u n c t i o n s i s discussed i n t h i s Section. Appendix 1 gives f u l l 
d e t a i l s of load, p o l a r i t y and l o c a t i o n f o r each t i m i n g f u n c t i o n . 
The basic equations, derived from a consideration of the 
order code and t i m i n g c h a r t s , were re-arranged a n d / Q r 
s i m p l i f i e d using the methods o u t l i n e d i n Section 3.2. I n 
deciding the a c t u a l l o g i c c i r c u i t r y t o be used, the f o l l o w -
i n g p o i n t s were borne i n mind: 
( i ) The master clock pulse, C^ , or the pre-clock pulse, C^, 
should be introduced i n the l a s t stage of any chain of gates. 
This i s desirable i n order t o preserve synchronism and reduce 
the e f f e c t s of propagation delay. 
( i i ) The c i r c u i t r y should be arranged so as t o avoid having 
p a r t i a l l y used l o g i c blocks. 
( i i i ) The equivalent of one l o g i c load should be allowed f o r 
d r i v i n g the d i s p l a y c i r c u i t r y . The fan out i s t h e r e f o r e 
reduced t o 9 i n the case of the Series 74N and t o 7 f o r the 
Series 10 i n t e g r a t e d c i r c u i t s . 
( i v ) • The design should conveniently permit f u t u r e 
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m o d i f i c a t i o n e i t h e r t o form new i n s t r u c t i o n s or t o modify 
e x i s t i n g i n s t r u c t i o n s i n the event of unforseen sequencing 
problems. 
(v) The c i r c u i t s should be arranged t o accept i n p u t s from 
the 'Student push-button p a n e l 1 i n order t o meet the 
requirements of Section 4.9. 
The g a t i n g requirements f o r each f u n c t i o n were deduced 
and ta b u l a t e d . Common f a c t o r s were noted and the f i n a l 
c i r c u i t r y drawn up by a compromise between the l i m i t a t i o n s 
imposed by items ( i ) , ( i i ) and ( i v ) above and the capacity 
of the i n t e g r a t e d c i r c u i t c a r r i e r board t h a t was s p e c i a l l y 
designed f o r the t i m i n g f u n c t i o n c i r c u i t s . 
6.6 The Display and Manual Control C i r c u i t s . 
As stated i n Section 4.9, an important feature of the 
machine would be th a t a l a r g e number of filam e n t lamps should 
be incorporated on the f r o n t panel t o monitor the various 
t i m i n g f u n c t i o n s and the contents of storage r e g i s t e r s . I t 
was decided t o use 6v-4QmA lamps; on the mimic diagram and 
28v-80mA lamps i n the i l l u m i n a t e d switch u n i t s . The lamp 
d r i v e c i r c u i t , F i g . 3 0 , causes the lamp t o be f u l l y ON when 
a l o g i c 1 voltage i s applied between p o i n t s /A andlB. The 
m a j o r i t y of t i m i n g f u n c t i o n s and r e g i s t e r s are monitored 
using t h i s type of c i r c u i t . V/hen negative going t i m i n g 
pulses are being monitored the two t r a n s i s t o r c i r c u i t , Fig.31, 
i s used and, i n t h i s case, a l o g i c 0 voltage applied between 
LOGICY LAMP DRIVE CIRCUIT 
6v 
B.C.IOB 1-5 k 
Fig 30 
LOGIC '0' LAMP DRIVE CIRCUIT 
3.9 
B.C. I OB 47 k 
I 
B 
_ Fig,31 _ 
LOGICY LAMP DRIVE CIRCUIT (2Bv) 
A WAA-
| 4«7k 
2-8v 
I 
B 
28v 
2N3704 
2N37Q2 
Fig 32 
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p o i n t s A and B causes the lamp t o be ON. Both c i r c u i t s are 
designed t o present not more than one l o g i c load t o the 
output o f a 74N Series i n t e g r a t e d c i r c u i t . The worst case 
c o n d i t i o n s , l i s t e d i n Section 6.1.2, were observed i n 
deducing these c i r c u i t s . The d r i v e c i r c u i t f o r the 28v-80mA 
lamps, F i g . 3 2 , i s used i n preference t o a Darlington p a i r 
arrangement so as t o minimise j u n c t i o n p o t e n t i a l s e x i s t i n g 
i n s e r i e s w i t h the input c i r c u i t . A l o g i c 1 voltage l e v e l 
applied t o the input causes both t r a n s i s t o r s t o be turned on, 
a l l o w i n g the lamp c i r c u i t t o c a r r y the nominal. 80mA. 
The c i r c u i t s shown i n F i g s . 3 3 and 3 4 are used t o derive 
the l o g i c l e v e l s associated w i t h the student operating 
switches, the main c o n t r o l switches and the data input 
switches. I n those cases, where manual c o n t r o l i s associated 
w i t h s h i f t i n g or counting, i t i s necessary t o b u f f e r the input 
by means of a b i s t a b l e element (Fig.34) i n order to e l i m i n a t e 
the e f f e c t s of contact bounce. These c i r c u i t s have been de-
s i g n e d i n accordance w i t h the input c h a r a c t e r i s t i c s of the 
74N Series i n t e g r a t e d c i r c u i t s . 
6.7 The Power Supplies. 
A 5v * ,25v s t a b i l i s e d supply i s required t o operate the 
i n t e g r a t e d c i r c u i t s and also t o derive the l o g i c states 
associated w i t h the manual c o n t r o l switches. The t o t a l power 
requirements f o r t h i s supply were estimated t o be: 
9.0 watts f o r the 180 i n t e g r a t e d c i r c u i t s , plus 
STUDENT SWITCH CIRCUIT (TYPE A) 
l-Ok-a 
WW 
470-"-
Fig. 33 
STUDENT SWITCH CIRCUIT (TYPE B) 
Vcc 
470-n-
Fig. 34 
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3.0 watts f o r the 60 manual c o n t r o l c i r c u i t s . I t was 
decided t o use a 5v, 5A commercially a v a i l a b l e s t a b i l i s e d 
power u n i t . ( F a r n e l l Instruments Type v»3.) 
A 6v u n s t a b i l i s e d supply i s needed t o operate the 128 
d i s p l a y lamps. I t was assumed t h a t , under worst case 
c o n d i t i o n s , only 100 lamps would be ON, g i v i n g a current 
d r a i n o f approximately 4A. This supply i s derived using a 
conventional bridge r e c t i f i e r arrangement. 
The 28v u n s t a b i l i s e d supply associated w i t h the 5 
i l l u m i n a t e d c o n t r o l switches i s required t o d e l i v e r a t o t a l 
c u r r e n t o f 800mA. 
The various power requirements f o r the memory sec t i o n 
were also estimated, and the t o t a l s combined so t h a t a s i n g l e 
power pack could be incorporated i n the main equipment 
cabinet. The r a t i n g s of each se c t i o n were s u i t a b l y modified 
t o o f f - s e t the e f f e c t o f any reasonable extension t o the 
equipment. 
CHAPTER V I I . 
MAIN ASSEMBLY. 
I t was decided t h a t the main equipment cabinet should 
incorporate four 16*" rack u n i t s . Two of these are required 
t o accommodate the memory s e c t i o n , the t h i r d t o incorporate 
the a r i t h m e t i c and c o n t r o l sections and the f o u r t h t o ca r r y 
the various power supply u n i t s . The sketch, Fig.35, shows 
the general arrangement of the fo u r .racks, assembled so t h a t 
a l l f our may be withdrawn from the cabinet i n order t o permit 
d e t a i l e d examination o f the l o g i c c i r c u i t r y . The cabinet, 
Fig.36, includes a three s e c t i o n f r o n t panel which i s 
intended t o be i d e n t i f i e d w i t h the Memory, Control and 
Ar i t h m e t i c sections of the machine. D e t a i l s o f the relevant 
mimic diagrams are given i n Section 7.3. 
7.1 P r i n t e d C i r c u i t Boards. 
The use of double-sided p r i n t e d c i r c u i t s was seen t o be 
the most p r a c t i c a l method of in t e r c o n n e c t i n g the d u a l - i n - l i n e 
l o g i c blocks. A f t e r making some p r e l i m i n a r y t e s t c i r c u i t 
boards, the f o l l o w i n g design c r i t e r i a were established i n 
order t o reduce the r i s k o f malfunction: 
( i ) To employ tiOi-065 i n . glass epoxy laminate (See Ref. 18). 
{ a i ) The minimum conductor width t o be 0.02 i n . 
( i i i ) The t e r m i n a t i o n pads t o be 0.062 i n . diameter. 
( i v ) The through-board connections t o have 0.125 i n . 
diameter pads on one sid e . 
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(v) The o v e r a l l size of p r i n t e d c i r c u i t board t o be 
approximately 9" x 8". 
( v i ) The packing density t o be approximately 3 0 d u a l - i n -
l i n e i n t e g r a t e d c i r c u i t s per board. 
( v i i ) The edge terminations t o be v i a two sing l e - s i d e d 
3 3 way I.S.E.P. connectors on each board. 
I n deciding on the number of p r i n t e d c i r c u i t boards to 
employ, two c o n f l i c t i n g f a c t o r s required c a r e f u l c o n s i d e r a t i o n . 
The cost : s i z e r a t i o of the i n t e g r a t e d c i r c u i t blocks could 
r e s u l t i n expensive replacements, i f each board c a r r i e d too 
many u n i t s . I f only a few u n i t s were incorporated on each 
board, then the tstiniberi" o f edge connections would be extremely 
h i g h . I n a n t i c i p a t i o n of the expected p r i c e reductions of 
i n t e g r a t e d c i r c u i t s and t o demonstrate t h e i r c h i e f advantage, 
i t was decided t o aim at between 2 0 and 3 0 c i r c u i t s per board. 
An i n f l u e n c i n g f a c t o r was t h a t the c i r c u i t requirements seemed 
t o break down i n t o groups o f about t h i s size admirably. 
The A r i t h m e t i c sections are accommodated on three boards 
A U - 0 0 1 , AU - 0 0 2 and AU - 0 0 3 . The Timebase and I n s t r u c t i o n 
Decode c i r c u i t r y i s incorporated on a f o u r t h board T B - 0 0 1 . 
A f i f t h board, C U - 0 0 1 , accommodates the l o g i c elements 
associated w i t h the Control s e c t i o n . The c i r c u i t r y associated 
w i t h the t i m i n g functions i s b u i l t up using three i d e n t i c a l 
s i n g l e - s i d e d d u a l - i n - l i n e c a r r i e r boards w i t h a small amount 
of cross-board w i r i n g . Each of these s i n g l e - s i d e d boards can 
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accept up t o 20 d u a l - i n - l i n e c i r c u i t blocks and the i n t e r -
-connections between gates are made using 'jumper' wires 
f i t t e d t o the non-copper side of the board. The n i n t h board 
i n the machine c a r r i e s a small number of s p e c i a l c i r c u i t s 
which could not conveniently be included w i t h any other 
s e c t i o n . 
The art-work required f o r the f i v e double-sided and four 
i d e n t i c a l s i n g l e - s i d e d boards was produced four times f u l l 
s ize using conventional m a t e r i a l s . The nine boards were 
produced i n accordance w i t h the procedure developed by senior 
members of the Department of Applied Physics. A f t e r the 
boards had been d r i l l e d and sprayed w i t h a p r o t e c t i v e f l u x , 
they were loaded w i t h the appropriate i n t e g r a t e d c i r c u i t s 
and each f i t t e d w i t h the two 33 way I.S.E.P. connectors. 
Examples of the art-work and f i n i s h e d module are shown i n 
Fig.37 and Fig.38 r e s p e c t i v e l y . 
7,.2 Wiring Schedule. 
The layout of the boards i n the 16 W rack u n i t i s shown 
i n F i g . 3 9 . The 264 way tag panel i s used as an intermediate 
t e r m i n a t i o n p o i n t between the 18 female I.S.E.P. connectors 
and the di s p l a y panel. The d e t a i l e d w i r i n g schedule given 
i n Appendix 2 s p e c i f i e s the f u n c t i o n , l o c a t i o n and 
d e s t i n a t i o n of some 800 interc o n n e c t i o n s . 
7 . 3 Panel Layout. 
I t was ge n e r a l l y agreed t h a t the eff e c t i v e n e s s of the 
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of the equipment would be d i r e c t l y r e l a t e d t o the design and 
layout of the f r o n t panels. I t was r e a l i s e d t h a t a 
compromise was necessary i n respect of the amount of d e t a i l 
t o be included; too much would lead t o confusion and too 
l i t t l e would lead t o o v e r - s i m p l i f i c a t i o n . I t was decided,in 
accordance w i t h the s p e c i f i c a t i o n of Section 5 . 1 , t h a t the 
f r o n t panel should be constructed so t h a t the Memory, 
Ar i t h m e t i c and Control sections would be separately 
i d e n t i f i e d w i t h a 'Data Highway 1 incorporated t o i l l u s t r a t e 
the l i n k between the three s e c t i o n s . I t was f e l t t h a t the 
student operating switches and data input c o n t r o l s should be 
mounted on separate sub-assemblies, i n order t o ensure 
maximum c l a r i t y of the f r o n t panel. A f t e r considerable 
d e l i b e r a t i o n and a number of permutations, acceptable 
layouts were evolved. 
The d i s p l a y panel, Fig.40, used t o i l l u s t r a t e the 
operation of the A r i t h m e t i c s e c t i o n , incorporates f o u r groups 
of twelve f i l a m e n t lamps which monitor the contents of the 
r e g i s t e r s ik, B, ACC. and M. The t i m i n g f u n c t i o n s associated 
w i t h t h i s s e c t i o n are i d e n t i f i e d and monitored by the lamps 
1 t o 15. The g r a p h i c a l symbols and 'data paths' are intended 
t o a s s i s t i n the understanding of the a r i t h m e t i c processes. 
The student switch panel allows manual operation of the 
f i f t e e n t i m i n g f u n c t i o n s and, when used i n conjunction w i t h 
the data input u n i t , enables the ' S t a n d s t i l l * operation 
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r e f e r r e d t o i n Section 4.9 t o be performed. 
The c o n t r o l r e g i s t e r i s made the f o c a l p o i n t of the 
Control section d i s p l a y panel, Fig.41. The timebase i s 
represented by 16 lamps, of which twelve i d e n t i f y each of the 
b i t (B) times and the remaining four i d e n t i f y the character 
(K) times. The sockets adjacent t o each lamp may be used 
f o r oscilloscope examination of the timebase. The mimic 
diagram shows the decoding of the four most s i g n i f i c a n t 
stages o f the c o n t r o l r e g i s t e r i n t o the s i x t e e n machine 
i n s t r u c t i o n s , each of which i s separately designated. 
During the execution of an i n s t r u c t i o n , one of the s i x t e e n 
lamps w i l l be on, i n d i c a t i n g which i n s t r u c t i o n i s being 
executed. 
The Timing Function Generator i s included on the f r o n t 
panel i n order t o show t h a t i n s t r u c t i o n s and timebase s i g n a l s 
have t o be gated to-gether t o produce the t i m i n g pulses 
which are routed t o a l l sections of the machine. The outputs 
of the c o n t r o l r e g i s t e r ( b i t s 6 t o 11) are seen t o fan out t o 
the Programme Counter, Operand Address Gate and M o d i f i e r reg-
i s t e r . The s i n g l e - b i t m o d i f i e r adder i n d i c a t e s the s e r i a l 
method of address m o d i f i c a t i o n . The t i m i n g functions which 
are relevant t o the operation of the Control s e c t i o n are 
included and are also monitored by lamps. The student 
operating switches and the main machine c o n t r o l s are mounted 
on separate panels beneath the mimic diagram. 
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7.4 Mechanical Construction. 
I t w i l l be appreciated t h a t the main equipment cabinet 
i s much l a r g e r than t h a t required t o accommodate the four 
I.S.E.P. rack u n i t s . This i s due t o the larg e d i s p l a y panels 
which are e s s e n t i a l and t o the motor d r i v e n worm gear 
arrangement which i s incorporated t o l i f t the I.S.E.P. frame 
c l e a r of the top of the cabinet. This l a t t e r f a c i l i t y i s 
desi r a b l e i n order t o gain access t o the l o g i c elements 
whi l e s t i l l observing the lamps on the f r o n t panel. 
The main equipment cabinet i s designed t o f i t onto two 
4' x 2' desks f i x e d back t o back f o r operation from e i t h e r 
s i d e . 
For classroom use l a r g e r d i s p l a y panels can be used. 
For a larg e l e c t u r e t h e a t r e these would be approximately 
gi x 2« 6" each, w i t h 24 watt lamps and t h y r i s t o r d r i v e r 
c i r c u i t s plugged i n t o the e x i s t i n g machine. 
CHAPTER V I I I 
COMMISSIONING 
8.1 C i r c u i t T e s t i n g . 
A f t e r c o n s t r u c t i o n , each o f the major sub-sections, such 
as the timebase, i n s t r u c t i o n decode and the i n d i v i d u a l 
storage r e g i s t e r s were separately checked using manually 
derived c o n t r o l pulses. The p o l a r i t y and sequence o f a l l 
t i m i n g f u n c t i o n s were checked using an oscilloscope and a 
5kHz. square wave input t o the timebase. 
Before attempting a complete check-out of the a r i t h m e t i c 
and c o n t r o l sections i t was necessary t o construct a p a r a l l e l 
t o s e r i a l converter t o simulate the operation of the tape 
storage u n i t . Each step i n the execution of a l l machine 
i n s t r u c t i o n s was checked i n accordance w i t h the order code 
o f Section 5.6 and the m a j o r i t y o f operations were found t o 
f u n c t i o n as planned. A small number of m o d i f i c a t i o n s were, 
however, necessary as l i s t e d i n Section 8.2. 
8.2 C i r c u i t M o d i f i c a t i o n s . 
As a r e s u l t of the t e s t s , the f o l l o w i n g m o d i f i c a t i o n s 
were deemed t o be necessary t o c o r r e c t e r r o r s and omissions 
i n the design: 
( i ) At the end o f the m u l t i p l y and d i v i d e i n s t r u c t i o n s 
the pulse, F.10, used t o reset the timebase caused the time-
-base t o be'locked'in the reset s t a t e , (I^+Ig)K^.B^^.C^. I t 
was necessary t o replace the master clock pulse CT by the 
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pre-clock pulse so t h a t under standby c o n d i t i o n s the 
ti m i n g pulse F.10 i s i n the l o g i c 1 s t a t e . 
( i i ) The m o d i f i e r r e g i s t e r was designed and constructed 
as a backward counter using 7476N J-K b i s t a b l e elements i n 
the r i p p l e - t h r o u g h technique. I t was appreciated th a t these 
elements change s t a t e during the negative going edge of the 
clock pulse, i . e . when the Q output of a preceding stage 
changes from l o g i c 1 t o l o g i c 0. I t was p r e c i s e l y t h i s 
c o n d i t i o n which was overlooked i n considering p a r a l l e l 
loading o f the r e g i s t e r . On loading a 1 i n t o the l e a s t 
s i g n i f i c a n t stage, i t was found t h a t 1 d i g i t s propagated 
through t o the most s i g n i f i c a n t stage. I t was r e a l i s e d t h a t 
a synchronous counter ought t o have been employed. A 
s a t i s f a c t o r y s o l u t i o n was obtained by arranging the c i r c u i t 
as a forward b i n a r y counter and loading the r e g i s t e r w i t h 
the number (64 - n ) , n being the required number of address 
m o d i f i c a t i o n s . 
( i i i ) The same problem as i n ( i i ) e x i s t e d w i t h the counter 
used t o c o n t r o l the number of l e f t s h i f t pulses during the 
execution of i n s t r u c t i o n 1^ and the s o l u t i o n followed the 
same method as o u t l i n e d f o r the m o d i f i e r r e g i s t e r . I n t h i s 
case the counter i s loaded w i t h the number (16 - n) where 
n i s the number of required l e f t s h i f t pulses. 
These changes are included i n the l o g i c schematic 
diagram Fig.22. 
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( i v ) I t was noticed t h a t extraneous pulses were being 
entered i n t o both the programme counter and m o d i f i e r r e g i s t e r . 
These pulses were coincident w i t h the reset timebase pulse 
F.10. During the search f o r the extraneous pulses i t was 
noticed t h a t the t i m i n g pulses F.9 and F.12 were being masked 
by the reset timebase pulse F.10. These two pulses were 
then changed t o operate at B^Q time, so t h a t oscilloscope 
examination of t h e i r waveform i s p o s s i b l e . 
The problem of the a d d i t i o n a l pulses e n t e r i n g the 
mod i f i e r r e g i s t e r was solved by separating and r e - r o u t i n g 
the 0 v o l t l i n e feeding the c o n t r o l r e g i s t e r . 
An examination o f the w i r i n g showed tha t considerable 
electro-magnetic coupling could e x i s t between the conductors 
c a r r y i n g pulses F.9 and F.10. This was.supported by the f a c t 
t h a t the pulse F.10 was supplying 34 l o g i c loads. These 
conductors were separated i n order t o e f f e c t a s o l u t i o n . 
(v) Following a departmental demonstration o f the equipment 
i t was decided t o introduce a blanking pulse t o an a d d i t i o n a l 
i nput of the d r i v e r c i r c u i t f o r the i n s t r u c t i o n decode lamps 
This pulse, Kq, w i l l cause a l l lamps t o be turned o f f during 
the p e r i o d when the i n s t r u c t i o n i s being fed i n t o the c o n t r o l 
r e g i s t e r . Arrangements have been made f o r t h i s m o d i f i c a t i o n 
t o be done. 
The timevspent i n commissioning and i n t r a c i n g the few 
w i r i n g e r r o r s , approximately 100 hours, was considerably less 
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than a n t i c i p a t e d . The major p a r t of t h i s time was spent 
dealing w i t h the problems o u t l i n e d i n Section 8.2. 
CHAPTER IX 
SUGGESTED TEACHING PROGRAMME. 
9.1 I n s t r u c t i o n Manual. 
I t i s e s s e n t i a l t h a t an i n s t r u c t i o n manual should be 
made a v a i l a b l e t o those employing t h i s equipment i n a 
teaching l a b o r a t o r y . Although the production of a handbook 
i s outside the scope o f t h i s t h e s i s , i t i s appropriate t o 
make some suggestions as t o i t s form. 
I t i s suggested t h a t the manual should be di v i d e d i n t o 
two sections. The f i r s t should describe a l l aspects of the 
equipment t o a s s i s t i n f u t u r e m o d i f i c a t i o n and maintenance. 
I t may be possible t o assemble t h i s s e ction d i r e c t l y from 
the two theses concerned w i t h the machine. The m a t e r i a l may 
be conveniently presented i n the f o l l o w i n g sub-sections: 
( i ) D e t a i l s of c o n s t r u c t i o n and la y o u t , i n c l u d i n g 
component i d e n t i f i c a t i o n drawings. 
( i i ) A d e s c r i p t i o n of the f u n c t i o n of a l l c i r c u i t r y w i t h 
reference t o the complete l o g i c schematic diagrams. 
( I l l ) The purpose of the dis p l a y panels and the associated 
manual c o n t r o l c i r c u i t s . 
( i v ) A d e s c r i p t i o n of the four modes of operation, 
i n c l u d i n g the methods used i n assembling the programme i n the 
tape storage u n i t . 
(v) Wiring and t i m i n g f u n c t i o n i d e n t i f i c a t i o n t a b l e s . 
The second s e c t i o n o f the handbook should l i s t the 
d e t a i l e d procedures t o be followed f o r a number of la b o r a t o r y 
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exercises. These should be graded and o f such a nature as t o 
lead the student from the basic combinational c i r c u i t s o f the 
l o g i c t u t o r s t o a complete a p p r e c i a t i o n of the i n t e r n a l 
f u n c t i o n i n g of a general purpose c e n t r a l processor. 
The object of each of these exercises i s l i k e l y t o be 
the same f o r each of the courses r e f e r r e d t o i n ChapterMl. 
I t i s suggested t h a t the exercises may be c l a s s i f i e d as 
f o l l o w s : 
( i ) Revision of simple l o g i c c i r c u i t s . 
( i i ) Central processor o r g a n i s a t i o n . 
( i i i ) Manual operation of basic a r i t h m e t i c processes. 
( i v ) Manual operation of machine i n s t r u c t i o n s . 
(v) The timebase. 
( v i ) Sequencing of minor commands. 
( v i i ) Execution of a series of i n s t r u c t i o n s . 
( v i i i ) Assembling a programme. 
The manner i n which the d e t a i l i s handled, f o r each 
exercise, i s expected t o d i f f e r considerably between courses. 
Students f o l l o w i n g a t e c h n i c i a n course might be encouraged 
to i d e n t i f y 'blocks' o f c i r c u i t r y w i t h p a r t i c u l a r f u n c t i o n s 
and t o become f a m i l i a r w i t h the methods used t o t e s t the 
performance of such blocks. On the other hand student 
engineers would be more c l o s e l y concerned w i t h the design 
features of the i n d i v i d u a l l o g i c elements which comprise 
these blocks, e.g. loading, p o l a r i t y , waveforms, etc. 
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Another f a c t o r r e q u i r i n g c o n s i d e r a t i o n i s the student-
hour quota which i s a l l o c a t e d t o p a r t i c u l a r aspects of the 
course being fol l o w e d . I t would be ina p p r o p r i a t e here to 
s p e c i f y the number o f hours which should be allowed f o r work 
associated w i t h t h i s equipment. The author i s , however, 
under the impression t h a t t h i r d year students, f o l l o w i n g 
e l e c t r o n i c s courses i n the Department of Applied Physics, 
at the U n i v e r s i t y of Durham may expect t o spend some 60/70 
hours on an experiment of t h i s nature. The d e t a i l e d 
suggestions i n Section 9.2 would be s u i t a b l e f o r such a course. 
I t i s c l e a r t h a t other exercises must be drawn up t o s u i t the 
i n d i v i d u a l requirements of p a r t i c u l a r courses. 
9.2 Notes on Laboratory Exercises. 
These notes are intended only as a guide t o i n d i c a t e how 
some computing techniques may be demonstrated using t h i s 
equipment. The act u a l p r e p a r a t i o n of the exercises must of 
course be l e f t t o the d i s c r e t i o n of the i n d i v i d u a l course 
t u t o r . 
9.2.1 Revision of Simple Logic C i r c u i t s . 
This exercise i s expected t o consolidate the work done 
on the basic l o g i c t u t o r s . The Type D and J-K b i s t a b l e 
elements should be introduced at t h i s stage. S i m p l i f i e d l o g i c 
schematics may be used t o show how the f o l l o w i n g techniques 
are r e a l i s e d using NAND/NOR g a t i n g w i t h Type D and J-K b i s t a b l e 
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elements: 
( i ) S h i f t i n g . 
( i i ) Binary counting. 
( i i i ) Decoding. 
( i v ) P a r a l l e l t r a n s f e r of data. 
The s h i f t i n g operation may be performed using the 
c o n t r o l r e g i s t e r . With the timebase r e s e t , the l o g i c l e v e l 
a p p lied t o the D input o f the r e g i s t e r i s determined by the 
s t a t e of the switch 2° on the data input panel associated w i t h 
the memory s e c t i o n . By using t h i s switch i n conjunction w i t h 
switch 3 1 , the f u n c t i o n s of s e r i a l e n try and r i g h t s h i f t i n g 
m 68 d l i S r i s t f a t i d . 
The programme counter may be used f o r forward binary f-cj: 
counting by simply operating the student switch Wo.26. 
The four most s i g n i f i c a n t d i g i t s of the c o n t r o l r e g i s t e r 
are arranged i n a pure b i n a r y code. The r e s u l t o f decoding 
these four b i t s i s displayed on the lamps associated w i t h the 
s i x t e e n machine i n s t r u c t i o n s . The various combinations should 
be deduced from an examination o f a t r u t h t a b l e and a l o g i c 
schematic of the 'two-by-two 1 decoding network. Encoding of 
the four b i t s i n the c o n t r o l r e g i s t e r may be achieved using 
the method o u t l i n e d f o r s h i f t i n g . 
Two methods.of p a r a l l e l t r a n s f e r are a v a i l a b l e f o r 
demonstration. The f i r s t method u t i l i s e s NAND gates, which 
are coupled t o the pre-set inputs o f e i t h e r Type D or J-K 
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bistable elements. This method may be demonstrated by /' 
loading the programme counter from the control register. I t 
should be pointed out that, with t h i s method, i t i s necessary 
to reset the register to zero (.QOQQQ);. p r i o r to the operation 
of the loading gate. The two student switches involved are 
Nos. 26 and 27. The same method may of course be demonstrated 
using the twelve data input switches and any of the registers 
i n the arithmetic section. 
The second method, involving direct coupling to the D 
inputs of a storage register, may be demonstrated using the 
two registers ACC. and B. The student switch No'.7 applies 
a:> signal to the C inputs of the register B. This method 
allows p a r a l l e l entry without the need for resetting. 
9.2.2 Central Processor Organisation. 
The three major sections of the machine are here 
included i n the term 'central processor 1. I t w i l l be 
necessary to outline the requirements of each section, and 
to show how the techniques established i n Section 9.2.1 
are used to allow communication between the various registers 
and control gates which form the three sections. The purpose 
of each register and control gate should be b r i e f l y defined. 
The machine word and data word may be introduced to establish 
the idea that the machine requires some fundamental di r e c t i o n 
from outside. The basic characteristics of each of the sub-
-sections may be demonstrated by using the appropriate 
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student switches, for example: 
( i ) Register A. :- used to store an operand during 
arithmetic operations. This sub-section i s capable of 
overall reset to zero, (student switch No.2), p a r a l l e l entry 
from core buffer register (student switch No.l), and l e f t 
s h i f t i n g (student switch No.3). 
( i i ) Programme Counter. :- used to in s t r u c t the memory 
regarding the location of the next i n s t r u c t i o n . This sub-
-section i s capable of forward binary counting (student 
switch No.25), overall reset to zero (student switch No.26) 
and p a r a l l e l loading of data, from the control register 
(student switch No.27). 
The other sub-sections requiring t h i s kind of b r i e f 
treatment are : Control Register, Modifier Register, 
Instruction Decode, Operand Address Gate, Register B, P a r a l l e l 
Adder, Register ACC. Register M and the main control switches 
Stop, S t a r t , etc. 
9.2.3 Manual Operation of Arithmetic Processes. 
Using the twelve data and f i f t e e n student switches 
associated with the Arithmetic display panel, the student 
should be encouraged to deduce the sequence of minor commands 
required to execute each of the four basic arithmetic 
processes. Information, i n the form of flow diagrams, could 
be made available to assist i n the determination of the 
correct sequence. Confirmation of these deductions may be 
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achieved using the single pulse mode of operation. 
The sequence of minor commands required for binary 
m u l t i p l i c a t i o n i s given as an examples 
Multiplicand = 10100 , M u l t i p l i e r = 101. 
Step 1 Set multiplicand on data input switches. 
Step 2 Reset register A - St. Sw. No.2 
Step 3 Load register A - St. Sw. No.l 
Step 4 Set m u l t i p l i e r on data input switches. 
Step 5 Reset register M - St. Sw. No.14 
Step 6 Load register M - St. Sw. No.15 
Step 7 Reset ACC. register - St. Sw. No.10 
Step 8 I f least s i g n i f i c a n t d i g i t of register H i s 1, 
a) Transfer (ACC. register) to register B - St. Sw. No, 
b) Reset Acc. register. St. Sw. No.10 
c) Gate (register A) to adder - St. Sw. No.4 
Gate (register B) to adder - St. Sw. No.6 
Gate sum to ACC. register - St. Sw. No.11 
I f least s i g n i f i c a n t d i g i t of register M i s 0 
proceed to step 9. 
Step 9 Shift (register &) one place l e f t - St. Sw. No.3 
Step 10 S h i f t (register M) one place r i g h t - St. Sw. No.13 
Step 11 Repeat steps 8,9 and 10 u n t i l the contents of 
register M i s zero when the product 1100100 w i l l 
be held i n the ACC. register. 
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9.2.4 Manual Operation of Machine Instructions. 
In exercise 2, .'Section 9.2.2, the characteristics of 
each sub-section were i d e n t i f i e d and demonstrated using the 
student push-button switches. I t i s appropriate at t h i s 
stage to examine these c i r c u i t s i n d e t a i l and i d e n t i f y t h e i r 
characteristics with the corresponding minor commands. To do 
t h i s i t w i l l be necessary to make reference to the logic 
schematics of the registers, counters etc., and to become 
fa m i l i a r with the actual c i r c u i t layout. 
I t should be established that a selection of minor 
commands i s required to be sequenced to form a machine i n -
- s t r u c t i o n , and that one or more instructions are associated 
with each of the various aspects of machine operation, (e.g. 
input-output, conditional transfers, arithmetic, transfer 
of data and l o g i c a l decisions.) By making reference to the 
order code, Section 5.6, each of the machine instructions 
may be demonstrated Using the student and data input switches. 
Manual operation of the single pulse f a c i l i t y w i l l allow 
the sequence of minor commands to be confirmed. This should 
indicate to the student that pre-determined periods of time 
are allocated f o r each operation. 
9.2.5 The Timebase. 
The timebase c i r c u i t r y may be examined and i d e n t i f i e d 
with the counting and s h i f t i n g operations of exercise 1, 
Section 9.2.1, ''With the timebase running continuously 
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( i . e . single pulse button held on) i t i s possible to examine 
the waveforms of the character, b i t and clock times using an 
oscilloscope. These waveforms show the independent unique 
periods of time designated KQ, K^t BQ, B^, B^, etc. The 
purpose of the clock pulses ought to be established, ( i . e . to 
maintain synchronism). The timebase. observed during the 
single pulse operation indicates the nature of the machine 
cycle. During KQ time the machine i n s t r u c t i o n may be seen to 
be entered s e r i a l l y i n t o the control r e g i s t e r , and executed 
during time. I t should be possible to i d e n t i f y certain 
timing functions which are common to a l l instructions, e.g. 
reset timebase, add one to programme counter, and to observe 
that they occur during the same b i t time for each i n s t r u c t i o n . 
9.2.6 Sequencing of Minor Commands. 
In t h i s exercise i t i s expected that each of the timing 
pulses w i l l be studied. The logic c i r c u i t s required to 
realise these functions should be i d e n t i f i e d , and t h i s w i l l 
indicate the methods used to derive the timing pulses from 
the timebase and in s t r u c t i o n signals. With the machine set 
for continuous operation ( i . e . single pulse button held on), 
i t i s possible to display any of the timing functions using a 
double beam oscilloscope. I t i s expected that one or two of 
the timing functions w i l l be examined i n considerable d e t a i l . 
This may be done by encouraging the student to deduce the 
Boolean expression, timing waveform of input variables and 
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and actual logic c i r c u i t r y . This section should be completed 
by observing the sequence of minor commands associated with 
each i n s t r u c t i o n . To do t h i s i t i s necessary to have the 
machine set to operate i n the slow automatic mode, with 
instructions being set up on the data input switches beneath 
the memory display panel. Operation of the Execute push-
-button w i l l cause the timebase to step through one machine 
cycle. The cycle may be suspended at any point by operating 
the Stop switch. This may be required to allow more c r i t i c a l 
examination of the machine cycle. The Start switch i s used 
to cause the machine to continue the execution of the 
in s t r u c t i o n . 
9.2.7 Execution of a Series of Instructions. 
9.2.8 Assembling a Programme. 
t 
• * 
The notes f o r these exercises cannot be completed u n t i l 
the memory sections of the equipment have been constructed 
and tested. I t i s anticipated that these exercises w i l l be 
concerned with the execution of a series of instructions and 
with the methods used to assemble a programme. 
CHAPTER X 
CONCLUSIONS. 
In concluding t h i s thesis i t i s appropriate to make 
comments i n the following areas. 
( i ) General observations regarding the project. 
( i i ) Notes on additions and /or modifications which would 
extend the c a p a b i l i t i e s of the present equipment. 
( i i i ) Suggestions, based on the work described i n t h i s thesis, 
which are intended to assist i n the construction of a Mark I I 
machine. 
10.1 General Conclusions. 
I t i s obviously pleasing to confirm that the equipment 
does function generally i n accordance with i t s o r i g i n a l 
s p e c i f i c a t i o n . This i s due largely to the predictable 
performance of the Series 74N integrated c i r c u i t s . The use 
of integrated c i r c u i t s has removed a l l guess-work from the 
c i r c u i t design. I t has been the author's experience, ...in the 
development of electronic systems using discrete components, 
that the majority of teething trouble can be a t t r i b u t e d to 
errors and omissions i n the design. The use of integrated 
c i r c u i t s not only reduces the number of components to be 
considered, but also inspires the designer to express the 
design i n considerably more d e t a i l than with discrete 
components. I t i s clear that the decision to employ integrated 
c i r c u i t s has proved to be correct and that the choice of the 
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Series 74N was most appropriate since t h i s series continues 
to be extended and i s now also available from manufacturers 
other than Texas Instruments. 
The only comment on the construction i s concerned with 
one aspect of the printed c i r c u i t boards, since c r i t i c i s m of 
other constructional features can be made only a f t e r a period 
i n service. The decision to f i t approximately 25 integrated 
c i r c u i t s to each printed c i r c u i t board was something of a 
r i s k i n that a great deal depended on t h e i r r e l i a b i l i t y . I t 
i s the author's opinion that i n view of t h e i r now proven 
r e l i a b i l i t y i t i s worth p u t t i n g as many integrated c i r c u i t s 
as possible on to a printed c i r c u i t board. This has the 
advantage of reducing edge connections which obviously 
improves r e l i a b i l i t y and s i m p l i f i e s external wi r i n g . 
I t i s d i f f i c u l t to assess the performance of the machine 
as a teaching aid, since there has been no oppurtuhity to use 
the equipment i n the teaching s i t u a t i o n . There have, however, 
been some impartial comments and observations which indicate 
that the equipment i s expected to be a useful and effective 
laboratory teaching aid. 
10.2 Extensions to the Present Machine. 
I t i s suggested that the following extensions should be 
incorporated to extend the c a p a b i l i t i e s of the equipment, 
( i ) The inclusion of a p a r a l l e l to s e r i a l converter, coupled 
to the data input switches, which w i l l allow a more convenient 
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method of manual insertion of instructions into^the control 
re g i s t e r . 
( i i ) Some form of input-output equipment i s desirable. The 
most l i k e l y form of input device i s a paper tape reader, 
while the output could be interfaced to a l i n e p r i n t e r v i a a 
Binary - B.C.D converter and decoder. 
( i i i ) The capacity of the core memory could be doubled, 
Bit 12 of the i n s t r u c t i o n word i s spare and could be used for 
selecting t h i s extension. 
( i v ) A large separate display panel could be incorporated 
for use i n lecture theatres. Brief de t a i l s are given i n 
Section 7.4. 
(v) The design of the display panels was considered to be 
a very important feature of the project.. The discussion of 
Section 7.3 indicates the nature of the problems which were 
resolved. After these display panels had been b u i l t i t was 
f e l t that more lamps could have been included without over-
-complicating the panels. These additions are possible with 
re-designed front panels. 
10.3 Suggested Mark I I Equipment. 
I t i s obviously possible to consider the building of 
considerably enlarged teaching computers. I t i s f e l t that 
t h i s temptation should be resisted i n order to maintain an 
equipment which can s t i l l be understood by students at a 
comparatively early l e v e l . Two or three p o s s i b i l i t i e s c-ettta 
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could be considered however for changes to the specification 
for machines of t h i s type. These changes would lead to basic 
modifications of the c i r c u i t design so that they cannot be 
included i n the same way as the additions described i n 
i 
Section 10.2. 
One feature of t h i s equipment which d i f f e r s from the 
current trend i n teaching computers i s that a twelve b i t word 
i s used compared to sixteen b i t s i n othervmachines. The 
discussion, of Section 4.7 was completely v a l i d f o r the machine 
at that time bearing i n mind the uncertainty of integrated 
c i r c u i t devices. In view of t h e i r now proven r e l i a b i l i t y the 
author would recommend that a future machine could be produced 
using a sixteen b i t word. This would allow more machine 
instructions, larger numbers and a much higher capacity core 
memory section. 
The other modification which might be considered i s the 
inclusion of both operands and instructions i n the core 
memory u n i t . This feature would be more t y p i c a l of modern 
practice and would allow the tape store to be used as a 
backing store. 
Although these suggestions sound rather basic they i n no 
way minimizes the success of the present machine which, i t i s 
hoped, may prove to be of value to many generations of 
students at the University of Durham, and, possibly, through 
commercial channels, to other u n i v e r s i t i e s and colleges also. 
APPENDIX 1. 
TIMING FUNCTIONS. 
The timing functions, although defined at various points 
i n Chapter 6, are l i s t e d here for convenience. The loading, 
p o l a r i t y and actual location f o r each function are given to 
assist i n the future application of the machine. The loading 
i s given i n terms of the Series 74N u n i t load and the p o l a r i t y 
refers to either positive going (p) or negative going (n) 
timing pulses. An in t e r p r e t a t i o n of the location code i s 
given i n Appendix 2. 
Li s t of Timing Functions. 
Function. Load. P o l a r i t y . Location. 
F.l Reset ACC. register. 24 n R - 1 • -11 
F.2 Reset register B. 24 n T - 1 - 20 
ff.3 Shi f t (cont. reg.) r i g h t . 12 P S - u - 26 
F.3X Shif t (cont. reg.) r i g h t . 12 P s - u - 25 
F.6 Read core memory. 2 P s - 1 - 9 
F.7 Gate (core mem.) to ACC. 12 P X - u - 18 
F.8 Write data i n core memory. 2 P s - u - 31 
F.9 Add 1 to prog, counter. 2 P s - u - 3 
F.10 Reset Timebase. 32 n s - u - 1 
F . l l Reset EXECUTE bistable. 2 n s - u - 1 
F.12 Add 1 to Modifier register. 2 P s - u - 19 
F.13 Reset register A. 24 n T - 1 - 32 
F.14 Gate (core mem.) to reg. A. 12 P R - u - 16 
F.15 Transfer (ACC.) to reg.B. 24 P R - u - 26 
F.16 Gate (reg. A) to adder. 11 P R - 1 - 31 
.F.17 Gate (reg.B) to adder. 11 P R - u - 17 
F.18 Gate sum to ACC. register. 13 P R - u - 32 
F.19 Transfer (ACC.) to memory. 12 P R — u — 9 
A.1.2 
Function^ Load. P o l a r i t y . Location. 
F.20 Reset register M. 24 n T - 1 - 2 2 
F.21 Gate (core mem.) to reg. M 12 P R - u - 3 
F.22 Enter sign d i g i t i n ACC.12 2 P U - u - 29 
F.23 Shi f t (reg. M.) r i g h t . 24 P T - u - 21 
F.24 Shi f t (reg. A.) l e f t . 24 P T - u - 18 
F.25 Sh i f t (ACG. reg.) l e f t . 24 P U - 1 - 6 
F.26 Clock input '4 h i t count' 8 P R - 1 - 2 
F.27 Gate ( reg. A not) to adder 11 P R - u - 15 
F.28 Reset programme counter 12 n S - u - 9 
F.29 Transfer ( C.R) to prog; counter. 
6 P S — u - 4 
F.31 Reset modifier register. 12 n T - 1 - 3 1 
F.32 Transfer (C.R) to mod. reg. 6 P T - 1 - 3 
F.33 Reset s h i f t l e f t counter. 8 n T - 1 - 1 1 
F.34 Transfer (C.R) to s h i f t l e f t counter. 
4 P T — 1 - 4 
F.35 Add 1 to s h i f t l e f t counter . 4 P U - 1 - 1 9 
F.37 Gate operand address to mem . 6 P T - 1 - 1 0 
F.38 Set CARRY bistable. 2 n U--internal 
F.40 Gate mod.-^  to adder. 1 P S - 1 - 6 
F.41 Gate mod.2 to adder. 1 P S — 1 - 8 
F.42 Gate mod.- to adder. 
Gate mod.^ to adder. 
1 P S - 1 - 3 
F.43- 1 P S - u - 27 
F.44 Gate mod.^ to adder. 1 P S - 1 - 1 0 
F.45. Gafee mod.g to adder. 1 P S - u - 32 
F.50 Reset DIVIDE bistable. 1 P T - u - 29 
F.51 Set DIVIDE bistable. 2 n U--internal 
F.52 Reset START bistable. 2 n U--internal 
APPENDIX 2 
WIRING SCHEDULE. 
A.2.1" Notes on Nomenclature. 
The wiring schedule l i s t s the interconnections between 
the various sections of the equipment. There are 18 I.S.E.P, 
sockets arranged i n pairs to accomodate the nine printed 
c i r c u i t boards. Each pair of sockets, upper and lower 
(see Fig.39), i s i d e n t i f i e d with a p a r t i c u l a r board as 
follows: 
Sockets Board 
p e.u.4-001 
Q T.B 001 
R T.F.G.--001 
S T.F.G.—002 
T T.F.G.—003 
U Sp. Ct. No.l 
V A.U.—001 
X A.U.— 002 
Y A.U.—005 
Each socket has separately i d e n t i f i e d pins, numbered from 
1 to 33. I n the destination column of the wiring schedule 
each pin i s specified by the following three part code: 
F i r s t character denotes the p a r t i c u l a r socket. 
Second character, u or 1 denotes upper or lower socket. 
Third character denotes the pin number of the socket. 
e.g. Q - u - 25, i . e . Socket Q upper^pin 25. 
Each tag on the 264 way tag board i s i d e n t i f i e d by row 
and column, e.g. row b, column 5 i s designated b5. 
A.2.2 Socket P Upper - Control Unit. 
Pin 
1 Control 
Function 
register, b i t 5 not S 
Destination 
Socket. Tag. 
- u - 23 
2 Control regi s t e r , b i t 5 P - 1 - 5 h8 
3 Control regi s t e r , b i t 4 Q - u - 1 h9 
4 Control register, b i t 4 not Q - u - 3 
5 Control register, b i t 3 not Q - u - 2 
6 Control register, b i t 3 Q - u - 4 hlO 
7 Control regi s t e r , b i t 2 Q - u - 5 h l l 
8 Control regi s t e r , b i t 2 not Q - u - 8 
9 Control register, b i t 1 not Q - u - 6 
10 Control regi s t e r , b i t 1 Q - u - 7 h i 2 
11 Shift control register r i g h t , F.3X S - u - 25 
12 Shi f t control register r i g h t , F.3 S - u - 26 
13 D input to control register wl 
14 Set modifier carry bistable Cm Q - 1 - 12 
15 C input to modifier carry bistable C p 
m 
- u - 11 
16 Reset modifier register, F.31 T - 1 - 31 
17 0 v o l t l i n e a9 
18 Not used 
19 Not used 
20 Add one to programme counter, F.9 S - u - 3 
21 Programme counter, b i t 1 i l 
22 Programme counter, b i t 2 i2 
23 Programme counter, b i t 3 i3 
24 Programme counter, b i t 4 i4 
25 Programme counter, b i t 5 i5 
26 Programme counter, b i t 6 i6 
27 Load programme counter, F.29 S - u - 4 
28 Reset programme counter, F. 28 s - u - 9 
29 Load s h i f t l e f t counter, F.34 T - 1 - 4 
30 Shift pulses to ACC. register U - 1 — 4 
31 C input to s h i f t l e f t counter U - 1 - 19 
32 Reset s h i f t l e f t counter , F.33 T - 1 — 11 
33 Check (modifier register) i s zero S — u. — 7 
A.2.3 Socket P Lower - Control Unit. 
Pin. 
1 
Function. 
Gate mod. b i t 6 to adder S 
Destination 
Socket. Tag. 
- u - 32 
2 Gate mod. b i t 5 to adder S - 1 - 10 
3 Modifier register, b i t 6 not i l 2 
4 Gate mod. b i t 4 to adder s - u - 27 
5 Transfer CR^ . to CRg p - u - 2 
6 K0 Q - u - 15 
7 Modifier register, b i t 5 not i l l 
8 0 v o l t l i n e a9 
9 Load modifier register, F.32 T - 1 - 3 
10 Transfer opierane.pafidtress^F.37 T - 1 - io 
11 Vcc b9 
12 Operand address, b i t 6 not Direct to memory 
13 Operand address, b i t 7 not Direct to memory 
14 Gate mod. b i t 3 to adder S - 1 - 3 
15 Modifier register, b i t 4 not il O 
16 Operand address, b i t 8 not Direct to memory 
17 Operand address, b i t 9 not Direct to memory 
18 Modifier register, b i t 3 not i9 
19 Modifier register, b i t 1 not i7 
20 Modifier register, b i t 2 not i8 
21 Operand address, b i t 10 not Direct to memory 
22 Operand address, b i t 11 not Direct to memory 
23 Clock input to modifier register F.12S - 1 - 19 
24 Gate mod. b i t 1 to adder S - 1 - 6 
25 Gate mod. b i t 2 to adder S - 1 - 8 
26 h Q - u - 13 
27 Control register, b i t 12 h i 
28 Control register, b i t 11 h2 
29 Control register, b i t 10 h3 
30 Control register, b i t 9 h4 
31 Control register, b i t 8 h5 
32 Control register, b i t 7 h6 
33 Control register, b i t 6 h7 
A.2.4 Socket Q UDDer - Timebase. 
Pin . 
1 
Function. 
Control register, b i t 4 P 
Destination 
Socket. Tag;. 
- u - 3 
2 Control register, b i t 3 not P - U - 5 
3 Control register, b i t 4 not P - u - 4 
4 Control register, b i t 3 P - u - 6 
5 Control register, b i t 2 P - u - 7 
6 Control register, b i t 1 not P - u - 9 
7 Control register, b i t 1 P - u - 10 
8 Control reg i s t e r , b i t 2 not P - u - 8 
9 R - 1 - 8 k4 
10 K, not 
K2 
T - u - 4 
11 k3 
12 K 2 not T - u - 2 
13 K i P - 1 - 26 k2 
14 not T - u - 1 
15 Ko S - u - 28 k l 
16 KQ not 
17 0 v o l t l i n e a8 
18 Vcc b8 
19 B l l S - u - 21 012 
20 B 1 1 not R mm 1 - 25 
21 B10 S - u - 33 j l l 
22 not R - 1 - 26 
23 B9 R - u - 27 310 
24 Bg not T - u - 12 
25 B8 S - 1 - 26 39 
26 Bg not R - 1 - 30 
27 K i R - 1 -18 
28 =7 J8 
29 Brj not R - 1 - 24 
30 B6 37 
31 Bg not R - 1 - 27 
32 Master clock not < 
33 Master clock CT R — u - 31 
A.2.5 Socket Q Lower - Timebase. 
Pin. Function. Destination Socket. Tap;. 
1 B 5 2 
36 
2 B C not 5 R 1 — 23 
J5 3 \ 
4 B ^ not R - 1 - 22 
5 
"5 u - 1 - 18 04 
6 not R - 1 - 21 
7 B 2 R - 1 - 28 33 
8 B 2 not R - 1 - 20 
9 B l R - 1 - 15 32 
10 B^ ^ not R - 1 - 19 
11 B 0 T - 1 - 13 J l 
12 BQ not P - u - 14 
13 Reset timebase F.10 S -!• u - 1 
14 not Q - u - 14 
15 Clock input to timebase C J ^ Q T - u - 26 
16 Pre-clock pulse not C, 
17 XT Pre-clock pulse R u - 24 
18 U - u - 20 m3 
19 S — 1 — 31 17 
20 13 
21 ho U - 1 - 9 111 
22 X13 
S - u - 13 m2 
23 S - 1 - 30 16 
24 J l s - 1 - 22 : 12 
25 R 9 T - 1 5 110 
26 *12 ml 
27 *4 S - 1 — 27 15 
28 s - 1 - 21 11 
29 R - u — 29 19 
30 T - 1 - 24 m4 
31 h R - u - 21 18 
32 R 1 17 14 
33 hi S - u - 10 112 
A.2.6 Socket R Um>er - Timing Function Generator No.l. 
Pin. 
1 
Function. 
Student switch 19 
Destination 
Socket. Tag. 
q7 
2 I f - . I ^ not S - 1 - 29 
3 F.21 Y - u - 15 
4 Not used 
5 Not used 
6 Student switch 1 Pi 
7 l^.K^ not S - 1 - 15 
8 Student switch 21 <19 
9 F.19 \W - u - 7 v8 
10 F.7 X - u - 18 v l 2 
11 I^Q.KjXLOt R - 1 - 10 
12 Student switch 14 q2 
13 Student switch 7 P7 
14 I 0.ICjnot S - 1 - 14 
15 F.27 X - u - 16 
16 F.14 X - u - 13 v l 
17 F.17 ¥ - u - 3 v6 
18 Student switch 15 q3 
19 I ^ . ^ n o t S - 1 -, 20 
20 B2 R - 1 - 28 
21 h S - 1 - 17 22 Not used 
23 Student switch 27 r3 
24 Pre-clock pulse 
B l 
S - 1 - 32 
25 R -r 1 - 15 
26 F.15 W - u - 5 v7 
27 B9 Q - u - 23 
28 fQ output of CARRY bistable U - u - 9 
29 h S - 1 - 25 
30 Student switch 18 q6 
31 Master clock T - u - 31 
32 P. 18 X - u - 21 v l l 
33 Vcc b7 
A.2.7 Socket R Lower - Timing Function Generator No.l 
Pin. Function Destination 
Socket. Tag. 
1 0 v o l t l i n e a7 
2 F.26 
3 Not used 
4 I o , K l n o t 
5 Ig.Kj not 
6 Not used 
7 . I ^ . I ^ not 
8 
9 n o t 
10 I i o * K i n o t 
11 F.l W - u - 10 vlO 
12 I 8.D 
13 Not used 
14 K^K 2 
15 B 1 
16. ^-Mi 
17 . I 3 
18 Kx 
19 B 1 not 
20 B 2 not 
21 B^  not 
22 B^ not 
23 B 5 not 
24 Zrj not 
25 B l x not 
26 B 1 Q not 
27 B g not 
28 B 2 
29 Student switch 16 q4 
30 B Q not 
31 F.16 
32 F.17 
33 Student switch 17 q5 
Y - 1 - 16 
S _ 1 _ 14 
S - 1 - 12 
s 1 _ 16 
s - u - 16 
s — 1 - 23 
R - u -. 11 
- u - 10 
T - u - 19 
T u 6 
T - 1 - 19 
Y - u - 23 
S - 1 - 24 
S - 1 - 19 
S - 1 - 7 
S - 1 - 4 
S - 1 - 2 
s - 1 - 5 
s - 1 - 11 
Q - u - 29 
Q - u - 20 
Q - u - 22 
s — u - 30 
R _ u 20 
Q - u - 26 
X - u - 17 v4 
R - u - 17 
A.2.8 Socket S ttDDer - Timing Function Generator No. 2. 
Pin. 
1 F.10 
Function. 
Q 
Destination 
Socket. Tag. 
- 1 - 1 3 ul2 
2 Student switch 9 P9 
3 F.9 P - u - 20 m6 
4 F.29 P - u - 27 m8 
5 Student switch 29 r5 
6 
7 
B2- CL 
Check (modifier register) i s zero 
T 
P 
- 1 
u 
- 15 
- 33 
8 Control register, h i t 5 P - u - 2 
9 F .28 P - u - 28 
10 Q - 1 - 33 
11 Student switch 28 r4 
12 B T G L T - 1 - 14 
13 
14 
J13 
ACC. regis t e r , b i t 12 not 
<Q 
W 
1 
u 
- 22 
- 11 
15 Not used 
16 R - 1 - 8 
17 
18 
Pre-clock:pulse 
Student switch 10 
S 1 - 32 
plO 
F.12 P - u - 20 ml2 
20 B 1 1 . C ; L ] not U - u - 22 
21 B l l Q - u - 19 
22 K l S - 1 - 19' 
23 Control register, b i t 5 not P - u - 1 
24 T - 1 - 30 
25 F.3X P - u - 11 
26 F.3 P - u - 12 m9 
27 F.43 P - 1 - 4 
28 K0 Q - u - 15 
29 Student switch 3 P3 
30 Bg not T - u - 13 
31 F.8 sl2 
32 F.45 P - 1 - 1 
33 Vcc b6 
A.2.9 Socket S Lower - Timing Function Generator Mo.2 
gin . Function. Destination 
Socket. Tag. 
1 0 v o l t l i n e a6 
2 B^  not T - u - 14 
3 F.42 P - 1 -.14 
4 B 2 not R - 1 - 20 
5 B^ not R - 1 - 22 
6 F .40 P - 1 - 24 
7 B 1 not T - 1 - 11 
8 F.41 P - 1 - 25 
9 F.6 s l l 
10 F .44 P - 1 - 2 
11 B 5 not T - u - 10 
12 1S'Kl n o t R - 1 - 5 
13 ^ ( I Q I X I 4 I 5 ) T - 1 - 28 
14 I Q . ^ not R — 1 - 4 
15 I i « K 1 n o t T - 1 - 16 
16 I l j ^ not R - 1 - 7 
17 I ? S - 1 - 21 
18 I g . ^ not T - 1 - 8 
19 Kx T - 1 - 17 
20 24'Ki n o t R - u - 19 
21 I Q Q - 1 - 28 
22 ^ Q - 1 - 24 
23 I ^ . ^ not R - 1 - 9 
24 I 3 R - 1 - 17 
25 I 8 Y - u - 19 
26 B 8 Q - u - 25 
27 I 4 Q - 1 - 27 
28 Student switch 6 p6 
29 I g . ^ not T - 1 - 9 
30 I 5 Q - 1 - 23 
31 I 6 Q - 1 - 19 
32 Pre-clock pulse C L p S - u - 17 
33 B 1 Q T - u - 7 
A.2.10 Socket T Upper - Timing Function Generator No.3 
Pin. Function. 
1 not 
2 not 
3 Not used 
4 not 
5 
6 
1 2 7 ho 
8 Not used 
9 Not used 
10 not 
11 B^  not 
12 Bg not 
13 Bg not 
14 B^  not 
15 Not used 
16 VB9 
17 
18 F.24 
19 I 8.D 
20 Not used 
21 F.23 
22 Student switch 23 
23 W^LO^LIO 
24 Operand alignment pulses 
25 Student switch 24 
26 C I 1 0 
27 Not used 
28 Not used 
29 F .50 
30 Not used 
31 Pre-clock pulse 
32 Student switch 33 
33 Vcc 
Destination 
Socket. Tag. 
Q - u - 14" 
Q - u - 12 
Q _ u — 10 
H - 1 - 14 
s "™ 1 - 33 
s 1 - 11 
u mm 1 - 15 
Q — u - 24 
S — u - 30 
S — 1 - 2 
Y u - 19 
X - u - 15 
u - u - 15 
Y •- 1 - 29 
U _ 1-- 3 
Y — 1 - 12 
ql2 
U - 1 - 8 
U - u - 16 
S - u - 32 
r9 
b5 
A.?. 11 Socket T Lower - Timing Function Generator No."5. 
Pin. 
1 
Function. 
0 v o l t l i n e 
Destination. 
Socket. Tag. 
a5 
2 Student switch 32 r8 
3 F.32 P - 1 - 9 
4 F.34 P - u - 29 
5 h U - 1 - 11 
6 Student switch 34 rlO 
7 F.22 U - 1 - 17 
8 Ig.Kj^ not U - 1 - 14 
9 I j - . I ^ not 
F.37 
S - 1 - 29 
10 P - 1 — 10 
11 F.33 P - u - 32 
12 Bg.Cjnot 
13 V Q - 1 - 11 
14 B1.CL S - u - 12 
15 B2' CL u - u - 11 
16 *1*K1 n o * s - 1 - 15 
17 K l s - 1 - 19 
18 B1.CL not 
19 B l R — -1 - 15 
20 F.2 w - u - 6 
21 h Y - u - 24 
22 F.20 Y - u - 16 
23 Pre-clock pulse C, R - u - 24 
24 XT J15 Q - 1 - 30 
25 U. — -u - 26 
26 Student switch 13 q l 
27 Student switch 37 s i 
28 S - 1 - 13 
29 Student switch 20 q8 
30 S - u - 24 
31 F.31 P - u - 16 
32 F.13 X - u - 14 
33 Master clock U - u - 23 
A.2.12 Socket U Upper - Special C i r c u i t No.l 
Pin. Function. 
1 Student switch Execute* 
2 Low frequency input (10Hz.) 
3 Slow 
4 Fast 
5 Student switch 'Start 1 
6 Student switch 'Stop' 
7 5kHz signal from memory u n i t 
8 F.10 
9 Q output of CARRY bistable 
10 I g . ^ not 
11 B2.CL 
12 Ig.D not 
13 STOP 
14 MAN 
15 I 8.D 
16 • F .50 
17 F.18 
18 Carry-out from p a r a l l e l adder 
19 Not used 
20 
21 Alignment signal from memory 
22 B11*^L n o ^ 
23 Master clock CL 
24 
25 h 
26 B2 
27 '4 b i t count* b i t 1 not 
28 *4 b i t count* b i t 2 not 
29 F.22 
30 '4 b i t count' b i t 3 not 
31 *4 b i t count* b i t 4 not 
32 Student switch 1'Manual 1 
33 Vcc 
Destination. 
Socket. Tag. 
u l 
u2 
u3 
u4 
u5 
u6 
s - u - 3 
Y - 1 - 24 
T - 1 -• 8 
T 1 15 
Y 1 23 
T - u - 29 
X - u - 21 
X - u - 29 
<Q - 1 - 18 
S _ u _ 20 
T - 1 - 31 
S - u - 22 
Y - u — 19 
T - 1 - 25 
Y - 1 - 2 
Y - 1 - 4 
W - u - 14 
Y - 1 - 7 
Y _ 1 _ 8 
w2 
u7 
u9 
A.2.13 Socket U Lower - Special C i r c u i t No.l 
Pin. Function. Destination. 
Socket. Ta£. 
1 0 v o l t l i n e a4 
2 Student switch 25 r l 
3 V ^ ' ^ L O ^ L I O T - 1 - 23 
4 Shift l e f t pulses to ACC. register P - u - 30 
5 Operand alignment pulses Y - 1 - 10 
6 F.25 9 - u - 9 
7 Sign d i g i t Y - u - 33 
8 Clock input to timebase C J ^ Q T - u - 26 
9 ho Q - 1 - 21 
10 I 1 0 . K 1 not R - u -• 11 
11 h T - 1 - 5 
12 JAY ulO 
13 Sign d i g i t ACC. register b i t 1 2 W - u - 15 
1 4 Ig.K^ not T - 1 - 8 
15 B-jnot T - u - 11 
1 6 h'h'h Y - 1 - 13 
17 Not used 
1 8 B3 Q - 1 - 5 
19 F.35 P - u - 31 
20 Q output of MANUAL bistable w6 
21 Not used 
22 I 8.D U - u - 15 
23 Not used 
24 Register A b i t 11 X - 1 - 32 
25 Carry-in of p a r a l l e l adder, C i n X - 1 - 1 8 
26 I 8.D.A n X - 1 - 21 
27 Not used 
28 Not used 
29 Not used 
30 Not used 
31 Not used 
32 Q output of EXECUTE bistable w5 
33 Q output of START bistable w4 
A.2.14 Socket W Upper - Arithmetic Unit AU.001 
Pin. Function. Destination 
Socket. 1 0 v o l t l i n e a3 
2 Vcc b3 
3 F.17 R - u - 17 
4 "Oovolt l i n e v - u - 1 
5 Transfer (ACC. register) to register BR - u - 26 
6 Reset, register B F.2 T - 1 - 20 
7 Transfer ( A C C .register) to memory R - u - 9 
8 ACC. register, b i t 11 not Y - 1 - 9 
9 S h i f t ACC. register l e f t F.25 U - 1 - 6 
10 Reset ACC. register F.l R - 1 - 11 
11 ACC. register, b i t 12 Y - u - 31 el2 
12 A6C. regis t e r , b i t 12 not Y - u - 32 
13 Setbinput ACC. register, b i t 12 X - u - 24 
14 F.22 U - u - 29 
15 Sign d i g i t ACC. register b i t 12 u - 1 - 13 
16 ACC. register, b i t 11 Y - 1 - 18 e l l 
17 Set input, ACC. register, b i t 11 X - u - 23 
18 To core buffer register b i t 12 dl2 
19 To core buffer register b i t 11 d l l 
20 To core buffer register b i t 9 d9 
21 To core buffer register b i t 10 dlO 
22 ACC. r e g i s t e r , b i t 10 elO 
23 Set input ACC. register b i t 10 X - u - 25 
24 /ACC. register b i t 9 e9 
25 Set input, ACQ. register, b i t 9 X - u - 22 
26 ACC. r e g i s t e r , b i t 8 e8 
27 Set input, ACC. register, b i t 8 X - 1 - 1 
28 ACC. r e g i s t e r , b i t 7 e7 
29 Set input, ACC. register, b i t 7 X - u - 33 
30 To core buffer register b i t 8 d8 
31 To core buffer register b i t 7 d7 
32 To core buffer register b i t 5 d5 
33 To core buffer register b i t 6 d6 
A.2.15 Socket W Lower - Arithmetic Unit AU.001 
Pin. Function. 
1 AGC. register, b i t 6 
2 Set input, ACC. register, b i t 6 
3 ACC. register, b i t 5 
4 Set input, ACC. register, b i t 5 
5 ACC. register, b i t 4 
6 Set input, ACC. register, b i t 4 
7 ACC. register, b i t 3 
8 Set input, ACC. register, b i t 3 
9 To core buffer register b i t 4 
10 To core buffer register b i t 3 
11 To core buffer register b i t 1 
12 To core buffer register b i t 2 
13 ACC. register, b i t 2 
14 Set input, ACC. register, b i t 2 
15 ACC. register, b i t 1 
16 Set input, ACC. register, b i t 1 
17 Not used 
18 Not used 
19 Not used 
20 Not used 
21 D input of ACC. register, b i t 12 
22 Register B, b i t 1 to adder 
23 Register B, b i t 2 to adder 
24 Register B, b i t 3 to adder 
25 Register B, b i t 4 to adder 
26 Register B, b i t 5 to adder 
27 Register B, b i t 6 to adder 
28 Register B, b i t 7 to adder 
29 Register B, b i t 8 to adder 
30 Register B, b i t 9 to adder 
31 Register B, b i t 10 to adder 
32 Register B, b i t 11 to adder 
33 Not used. 
Destination 
Socket. Tag. 
e6 
X - 1 - 2 
e5 
X - u - 32 
e4 
X - 1 - 11 
e3 
X - 1 - 10 
d4 
d3 
dl 
d2 
e2 
X - 1 - 12 
e l 
X - 1 - 9 
y - u - 21 
X - 1 - 19 
X - 1 - 14 
X - 1 - 13 
X - 1 - 15 
X - 1 - 8 
X - 1 - 4 
X - 1 - 3 
X - 1 - 5 
X - u - 31 
X - u - 27 
X u 26 
A.2.16 Socket X Upper - Arithmetic Unit AU.002 
Pin. Function. Destination 
Socket. Tag. 
1 Q output, core buffer register b i t 1 Y - u - 12 
2 Q output, core buffer register b i t 2 Y - u - 11 
3 Q output, core buffer register b i t 3 Y - u - 10 
4 Q output, core buffer register b i t 4 Y - u - 9 
5 Q output, core buffer register b i t 5 Y - u - 8 
6 Q output, core buffer register b i t 6 Y - u - 7 
7 Q output, core buffer register b i t 7 Y _ u _ 6 
8 Q output, core buffer register bit68 Y - u - 5 
9 <Q output, core buffer register b i t 9 Y - u - 4 
10 Q output,.core buffer register b i t 10 Y - u - 3 
11 Q output, core buffer register b i t 11 Y— u - 2 
12 Q output, core buffer register b i t 12 Y. - u - 1 
13 Load register A F.14 R - u - 16 
14. Reset register A F.32 T - 1 - 13 
15 Shift register A l e f t F.24 T - u - 18 
16 Transfer A not to adder F.27 R - u - 15 
17 Transfer A to adder F.16 R - 1 - 31 
18 Load ACC. register F.7 R - u - 10 
19 Vcc X - u - 28 b2 
20 0 v o l t l i n e a2 
21 Transfer sum to ACC. register F.18 U - u - 17 
22 Set input, ACC. register b i t 9 ¥ - u - 25 
23 s e t input, ACC. register b i t 11 W - u - 17 
24 . Set input, ACC. register b i t 12 ¥ - u - 13 
25 Set input, ACC. register b i t 10 ¥ - u - 23 
26 Register B b i t 11 to adder ¥ - 1 - 32 
27 Register B b i t 10 to adder ¥ - 1 - 31 
28 Vcc X - u - 19 
29 Carry-out from p a r a l l e l adder C Q u t U - u - 18 
30 Carry i n b i t 9 X - 1 - 6 
31 Register B b i t 9 to adder W - 1 - 30 
32 Set input, ACC. register b i t 5 ¥ - 1 - 4 
33 Set input, ACC. register bit?7 ¥ - u - 29 
A.2.17 Socket X Lower - Arithmetic Unit AU.002. 
Pin. Function. 
1 Set input, ACC. register b i t 8 
2 Set input, ACC. register b i t 7 
3 Register B b i t 7 to adder 
4 Register B b i t 6 to adder 
5 Register B b i t 8 to adder 
6 Carry out b i t 8 
7 Carry i n b i t 5 
8 Register B b i t 5 to adder 
9 Set input, ACC. register b i t 1 
10 Set input, ACC. register b i t 3 
11 Set input, ACC. register b i t 4 
12 Set input, ACC. register bit7.2 
13 Register B b i t 3 to adder 
14 Register B b i t 2 to adder 
15 Register B b i t 4 to adder 
16 Carry out b i t 4 ' 
17 Register A b i t 12 not 
18 Carry i n b i t 1 
19 Register B b i t 1 to adder 
20 Register A b i t 1 
21 D input b i t 1 register A 
22 Register A b i t 2 
23 Register A b i t 11 not 
24 Register A b i t 3 
25 Register A b i t 4 
26 Register A b i t 5 
27 Register A b i t 6 
28 Register A b i t 7 
29 Register A b i t 8 
30 Register A b i t 9 
31 Register A b i t 10 
32 Register A b i t 11 
33 Register A b i t 12 
Destination 
Socket. Tag. 
W - u - 27 
W - 1 - 2 
¥ - 1 - 28 
W - 1 - 27 
\W - 1 - 29 
X - u - 30 
X - 1 - 16 
W - 1 - 26 
Y - 1 - 16 
•W - 1 - 8 
W - 1 - 6 
m - I - 14 
W - 1 - 24 
W - 1 - 23 
W - 1 - 25 
X - 1 - 7 
Y - u - 29 
U - 1 - 25 
W - 1 - 22 
f l 
U - 1 - 26 . 
f 2 
Y - 1 - 11 
f 3 
U 
f 5 
f 6 
f 7 
f 8 
f 9 
flO 
f l l 
Y - u - 30 
A.2.18 Socket Y Unner - Arithmetic Unit AU.003. 
Pin. 
1 Q output, 
Function, 
core buffer register b i t 12 X 
Destination 
Socket. Tag. 
- u - 12 cl2 
2 fQ output, core buffer register b i t 11 X - u - 11 e l l 
3 Q output, core buffer register b i t 10 X - u - 10 clO 
4 Q output, core buffer register b i t 9 X - u - 9 c9 
5 Q output, core buffer register b i t 8 X - u- - 8 c8 
6 fQ output, core buffer register b i t 7 X - u - 7 c7 
7 Q output, core buffer register b i t 6 X - u - 6 c6 
8 Q output, core buffer register b i t 5 X - u - 5 c5 
9 Q output, core buffer register b i t 4 X - u - 4 c4 
10 Q output, core buffer register b i t 3 X - u - 3 c3 
11 Q output, core buffer register b i t 2 X - u - 2 c2 
12 Q output, core buffer register b i t 1 X - u - 1 c l 
13 0 v o l t l i n e a l 
14 Vcc b l 
15 Load register M,F.21 R - u - 3 
16 Reset register M,F.20 T - 1 - 22 
17 Register M , b i t 1 g l 
18 Register M , b i t 2 g2 
19 U - u - 25 
20 Wot used 
21 h • M l W - 1 - 21 
22 h . 1 ^ not 
23 h , M 1 R - 1 — 16 
24 h T - 1 - 21 
25 Register M , b i t 3 g3 
26 Register M , b i t 4 g4 
27 Register M , b i t 5 g5 
28 Register M , b i t 6 g6 
29 Register A b i t 12 not X - 1 - 17 
30 Register. A b i t 12 X - 1 - 33 
31 AGC. register, b i t 12 w - u - 11 
32 ACC. regis t e r , b i t 12 not w - u - 12 
33 Sign d i g i t u — 1 - 7 
A.2.19 Socket Y Lower - Arithmetic Unit AU.005. 
Pin. Function. Destination 
Socket. Tag. 1 Set '4 b i t count 1 UP Y - 1 - 13 
2 '4 b i t count 1, b i t 1 not U - u - 27 
3. '4 b i t count 1, Down Y - 1 - 23 
4 '4 b i t count 1, b i t 2 not U - u - 28 
5 Not used -
6 Clear '4 b i t count 1 F.20 Y - u — 16 
7 '4 b i j count 1 b i t 3 not U - u - 30 
8 '4 b i t count 1 b i t 4 not U - u - 31 
9 ACC. register, b i t 11 not W - u - 8 
10 Alignment pulses to ACC. register U - 1 - 5 
11 Register A, b i t 11 not Y - 1 - 17 
12 Alignment pulses to register A T - u - 24 
13 I 8.K 1.B 1 U - 1 - 16 
14 CL10 U - 1 - 8 
15 Not used 
16 Not used 
17 Register A, b i t 11 not Y - 1 - 11 
18 ACC. regis t e r , b i t 11 W - u - 16 
19 Register M, b i t 7 
20 Register M, b i t 8 
21 Register M, b i t 9 
22 Register M, b i t 10 
23 I Q . D U - u - 15 
24 Q output of CARRY bistable. u - u - 9 
25 Not used 
26 Not used 
27 C input b i t 12 register M 
28 Register M, b i t 11 
29 S h i f t (register M) ri g h t F.23 T - u'j -21 
30 Register M, b i t 12 not 
31 D input b i t 11 register M 
32 Register M, b i t 12 
33 D input b i t 12 register M 
si 
S9 
glO 
g l l 
gl2 
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ABSTRACT OF M.Sc. THESIS 
The Design and C o n s t r u c t i o n of the C o n t r o l and A r i t h m e t i c u n i t s 
of a Demonstration E l e c t r o n i c D i g i t a l Computer. 
R.H. B r u n s k i l l 
T h i s t h e s i s i s concerned w i t h the design and c o n s t r u c t i o n of the 
c o n t r o l and a r i t h m e t i c u n i t s of a s m a l l d i g i t a l computer to be used i n 
the t e a c h i n g of modern computer e l e c t r o n i c s . A review of e x i s t i n g 
d i g i t a l e l e c t r o n i c t e a c h i n g a i d s of commercial o r i g i n shows grave 
d e f i c i e n c i e s i n t h i s f i e l d . The s p e c i f i c a t i o n o f the p r e s e n t machine 
i s drawn up to i n c l u d e most of the f e a t u r e s of modern computer technology 
such as p a r a l l e l o p e r a t i o n , a B l i n e m o d i f i e r , core and tape storage 
f a c i l i t i e s , and c o n d i t i o n a l t r a n s f e r i n s t r u c t i o n s , w h i l e keeping the 
c i r c u i t r y simple and the c o s t as low a s p o s s i b l e . 
The b l o c k schematic diagrams f o r the machine a r e d e r i v e d from the 
s p e c i f i c a t i o n and t h e s e enable the o v e r a l l design to be c o n s i d e r e d i n 
d e t a i l . I t i s shown to be d e s i r a b l e to use i n t e g r a t e d l o g i c c i r c u i t s 
and i n p a r t i c u l a r the S e r i e s 7^N which i s manufactured by Texas 
Instruments L t d . The d e t a i l e d c i r c u i t design i s then presented i n terms 
of t h i s s e r i e s of l o g i c elements. The design of the memory u n i t of the 
machine i s d e a l t w i t h elsewhere. 
The demonstration a s p e c t s of the equipment a r e borne i n mind 
throughout the design. Large d i s p l a y p a n e l s and manual operating 
f a c i l i t i e s a r e e s s e n t i a l , as i s the a b i l i t y to gain a c c e s s to the 
e n t i r e l o g i c c i r c u i t r y . The d u a l - i n - l i n e elements a r e assembled on 
double-sided p l u g - i n p r i n t e d c i r c u i t boiirds which a r e housed i n standard 
16" r a c k u n i t s . The equipment f u n c t i o n e d as intended a f t e r a v e r y s m a l l 
number of m o d i f i c a t i o n s during the commissioning p e r i o d . 
A guide to l a b o r a t o r y e x e r c i s e s i s i n c l u d e d to i n d i c a t e the intended 
a p p l i c a t i o n of the machine. I t i s concluded t h a t equipment of t h i s type 
i s of g r e a t v a l u e i n the t e a c h i n g of both under-graduate and t e c h n i c i a n 
c o u r s e s i n the f i e l d s of e l e c t r o n i c s , c o n t r o l and computing s c i e n c e * 
